ZAMC4100GA2R datasheet(126/156 Pages) RENESAS

126 / 156 page

ZAMC4100 Datasheet

126

January 26, 2016

Table 4.11 Register [0x4000_1408] GPIO_OUT

GPIO_OUT

ADD:0x4000_1408

Bit

Name

Ext.

Access

Int.

Access

Reset

Value

Description

7 : 0

GPIOOUT

R / W

Value to be driven out of each GPIO.

15 : 8

---

N/A

Reserved.

31 : 16

---

Unused; always read as 0.

Table 4.12 Register [0x4000_140C] GPIO_SETCLR

GPIO_SETCLR

ADD:0x4000_140C

Bit

Name

Ext.

Access

Int.

Access

Reset

Value

Description

7 : 0

SETOUT

R / W

Writing a 1 to the corresponding bit will set the GPIO output

to 1.

Lower priority than clear. Always read as 0.

15 : 8

---

N/A

Reserved.

23 : 16

CLROUT

R / W

Writing a 1 to the corresponding bit will set the GPIO output

to 0.

Higher priority than set. Always read as 0.

31 : 24

---

N/A

Reserved.

Table 4.13 Register [0x4000_1410] GPIO_IRQSTAT

GPIO_IRQSTAT

ADD:0x4000_1410

Bit

Name

Ext.

Access

Int.

Access

Reset

Value

Description

7 : 0

IRQSAT

R/W

This register reflects the interrupt status of each GPIO that is

enabled as interrupt. Reading this register will clear the

interrupt status bit.

15 : 8

---

N/A

Reserved.

31 : 16

---

Unused; always read as 0.

ZAMC4100GA2R bảng dữ liệu(PDF) 126 Page - Renesas Technology Corp

ZAMC4100GA2R bảng dữ liệu(HTML) 126 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL