DSP56321RMSLASHD datasheet(52/88 Pages) NXP

52 / 88 page

2-28

AC Electrical Characteristics

2.5.9

Timer Timing

Table 2-13. Timer Timings

No.

Characteristics

Expression

220 MHz

240 MHz

Unit

Min

Max

Min

Max

480

TIO Low

× T

C + 2.0

11.1

—

10.3

—

481

TIO High

× T

C + 2.0

11.0

—

10.3

—

486

Synchronous delay time from Timer input

rising edge to the external memory address

out valid caused by the first interrupt

instruction execution

10.25

× T

C + 10.0

56.64

—

52.74

—

Notes:

VCCQH = 3.3 V ± 0.3 V, VCCQL = 1.6 V ± 0.1 V; TJ = 0°C to +85°C, CL = 50 pF

The maximum frequency of pulses generated by a timer will be defined after device characterization is

completed.

In the timing diagrams below, TIO is drawn using the rising edge as the reference. TIO polarity is programmable

in the Timer Control/Status Register (TCSR). Refer to the

DSP56321 Reference Manual for details.

Figure 2-26. TIO Timer Event Input Restrictions

Figure 2-27. Timer Interrupt Generation

TIO

481

480

TIO (Input)

First Interrupt Instruction Execution

Address

486

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

DSP56321RM/D bảng dữ liệu(PDF) 52 Page - NXP Semiconductors

DSP56321RM/D bảng dữ liệu(HTML) 52 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

bảng dữ liệu tải về

Link URL