STWBC2-HP datasheet(35/96 Pages) STMICROELECTRONICS

35 / 96 page

Table 24. Phase demodulator operating parameters

Parameter

Condition

Value

Operating frequency

8 MHz to 16 MHz

Chronometer data rate

100 – 300 ks/s

Target sampling rate

40 ks/s

LPF frequencies

Fs=40 ks/s

4 kHz, 8 kHz, 12 kHz, 16 kHz

HPF frequencies

Fs=40 ks/s

200 Hz, 300 Hz, 500 Hz, 650 Hz

Input data width

17 bits

Output data width

1 bit

2.2.2.6

Configuration register overview

Table 25. Phase demodulator configuration registers overview

Registers overview

Name

Description

Type

Page Offset

Reset val.

P_DEMOD

Phase demodulation configuration

R/W

0x1E

0x01

P_DEMOD_CLK_L

Phase demodulation clock configuration

R/W

0x1F

0x00

P_DEMOD_CLK_H

Phase demodulation clock configuration

R/W

0x20

0x00

P_DEMOD_HYSTERESIS Phase demodulation hysteresis configuration

R/W

0x21

0x00

2.2.3

QF controller

2.2.3.1

Overview

This block is used to control the analog driver which stimulates the LC resonant network keeping its natural

oscillation at steady-state. Changes in the Q factor allows the system to detect foreign object presence and to

check for an in-range receiver periodically (according to the Qi standard) and with minimum SW intervention.

2.2.3.2

Feature list

•

Blank time to get noise and disturbances immunity (frequency high limit)

•

Input capture of waveform zero-cross for oscillation period measurement

•

Synchronous FSM controlling an asynchronous loop for optimal capture resolution

•

Time-out function to set the frequency low limit

2.2.3.3

Functional description

The QF measurement system uses an analog driver providing a symmetrical square wave current of

programmable strength. The system uses the IV-converter zero-voltage cross detector attached to the ringing

node. The zc_det signal is the output of this detector and is asynchronously fed back to the current generator as

source/sink command (QF_drv). A counter in the digital machine is dedicated to capturing the oscillation period

and to providing blanking and time-out function. The polarity of the output driver (QF_drv) may be inverted by the

POLARITY field of the QF_CTRL control register.

Here below is shown the circuit block diagram.

STWBC2-HP

Digital AFE functions

DS13825 - Rev 1.0

page 35/96

STWBC2-HP bảng dữ liệu(PDF) 35 Page - STMicroelectronics

STWBC2-HP bảng dữ liệu(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

bảng dữ liệu tải về

Link URL