công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ASI4U bảng dữ liệu(PDF) 51 Page - Renesas Technology Corp

tên linh kiện ASI4U
Giải thích chi tiết về linh kiện  AS-Interface Spec. V3.0 Compliant Universal AS-i IC
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ASI4U bảng dữ liệu(HTML) 51 Page - Renesas Technology Corp

Back Button ASI4U Datasheet HTML 47Page - Renesas Technology Corp ASI4U Datasheet HTML 48Page - Renesas Technology Corp ASI4U Datasheet HTML 49Page - Renesas Technology Corp ASI4U Datasheet HTML 50Page - Renesas Technology Corp ASI4U Datasheet HTML 51Page - Renesas Technology Corp ASI4U Datasheet HTML 52Page - Renesas Technology Corp ASI4U Datasheet HTML 53Page - Renesas Technology Corp ASI4U Datasheet HTML 54Page - Renesas Technology Corp ASI4U Datasheet HTML 55Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 71 page
background image
ASI4U / ASI4U-E / ASI4U-F Datasheet
© 2016 Integrated Device Technology, Inc.
51
January 26, 2016
4.11.2. Logic Controlled Reset
The IC is also reset after reception of Reset_Slave or Broadcast_Reset commands, expiration of the
Communication Watchdog (if enabled; see section 4.15), or entering a forbidden state machine state (i.e. due to
heavy EMI).
Important Note: If the Addressing Channel is activated and the AC Current Input Mode is selected, Reset_Slave
and Broadcast_Reset calls are processed differently than in normal operation. See corresponding explanations in
section 4.3.
4.11.3. External Reset
The IC can be reset externally by pulling the DSR pin LOW for more than a minimum reset time. The external
reset input function is provided in every operational mode of the IC: Slave Mode, Master Mode, Repeater Mode,
and Monitor Mode. The signal timings given in Table 4.25 apply to all modes.
Table 4.25 Timing of External Reset
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
UNIT
DSR LOW time for no reset initiation
tnoRESET
35
µs
Reset execution time for DSR
HIGH/LOW transition to Hi-Z output
drives at DO0 to DO3, P0 to P3
tRESET
44
µs
State Machine initialization time after
reset (EEPROM read out)
tINIT
2
ms
Figure 4.12 Timing Diagram External Reset via DSR
DSR
DO[3:0]
tnoRESET
P[3:0]
Hi-Z
Data port output data
Parameter port output data
Serious
Peripheral Cault
tRESET
Hi-Z
tINIT
In contrast to the A²SI, the external reset is generated “edge sensitive” to the expiration of the tRESET timer. The
initialization procedure starts immediately after the event, independent of the state of the DSR pin. A Serious
Peripheral Fault is recognized in Slave Mode if DSR remains LOW after tRESET + tINIT. The corresponding error
state display is described in section 4.9.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com