ST7LUS5 datasheet(77/124 Pages) STMICROELECTRONICS

77 / 124 page

ST7LUS5, ST7LU05, ST7LU09

On-chip peripherals

77/124

RAIN is the maximum recommended impedance for an analog input signal. If the impedance

is too high, this will result in a loss of accuracy due to leakage and sampling not being

completed in the allocated time.

A/D conversion phases

The A/D conversion is based on two conversion phases:

●

Sample capacitor loading [duration: tSAMPLE]

During this phase, the VAIN input voltage to be measured is loaded into the CADC

sample capacitor.

●

A/D conversion [duration: tHOLD]

During this phase, the A/D conversion is computed (8 successive approximations

cycles) and the CADC sample capacitor is disconnected from the analog input pin to get

the optimum analog to digital conversion accuracy.

The total conversion time: tCONV = tSAMPLE + tHOLD

While the ADC is on, these two phases are continuously repeated.

At the end of each conversion, the sample capacitor is kept loaded with the previous

measurement load. The advantage of this behavior is that it minimizes the current

consumption on the analog pin in case of single input channel measurement.

A/D conversion

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to the “I/O

ports” chapter. Using these pins as analog inputs does not affect the ability of the port to be

read as a logic input.

In the ADCCSR register:

Select the CS[2:0] bits to assign the analog channel to convert.

ADC conversion mode

In the ADCCSR register:

Set the ADON bit to enable the A/D converter and to start the conversion. From this

time on, the ADC performs a continuous conversion of the selected channel.

When a conversion is complete:

–

The EOC bit is set by hardware.

–

The result is in the ADCDR registers.

A read to the ADCDRH resets the EOC bit.

To read the 10 bits, perform the following steps:

Poll EOC bit

Read ADCDRL

Read ADCDRH. This clears EOC automatically.

To read only 8 bits, perform the following steps:

Poll EOC bit

Read ADCDRH. This clears EOC automatically.

ST7LUS5 bảng dữ liệu(PDF) 77 Page - STMicroelectronics

ST7LUS5 bảng dữ liệu(HTML) 77 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL