| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
L9374LF bảng dữ liệu(PDF) 31 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9374LF bảng dữ liệu(HTML) 31 Page - STMicroelectronics |
|
31 / 80 page ![]() DocID025414 Rev 1 31/80 L9374LF Circuit description 79 Figure 16. Sync-failure + re-synchronization Re-synchronizing The master sets the SYNC_TRIG bit to ‘1’ (section 5.1.1) to re-initialize the sync counter. This re-synchronizes the L9374LF synchronization controller to the master. When this bit is set three counters are reset: the PWM counter (output frequency and duty cycle), synchronization counter and the duration counter. The SYNC_TRIG bit is reset (set to ‘0’) by the L9374LF upon re-synchronization. The picture below shows the behavior of the output when the synchronization is done. The time tx is anything lower than 250 μs. Figure 17. Behavior of the output when the synchronization is done 4.3.2 Time shift between output actuation The actuations of the outputs are time shifted by 90° (typ. 62.5 μs) to offset their effect on the supply during switching. This balances the incremental switching current and reduces the EME generated by the switching of these channels. The new duty cycle or target current also becomes valid with this 90 degree time shift after the SYNC_SIG. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |