| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
VSC8658 bảng dữ liệu(PDF) 48 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
VSC8658 bảng dữ liệu(HTML) 48 Page - Microsemi Corporation |
|
48 / 95 page ![]() Configuration VMDS-10242 VSC8658 Datasheet Revision 4.1 40 Note When bit 25.15 is set, the MDINT pin is enabled. When enabled, the state of this pin reflects the state of bit 26.15. Clearing this bit only inhibits the MDINT pin from being asserted. 5.2.21 Interrupt Status The status of interrupts already written to the device are available for reading from register 26 in the main registers space. The following table shows the readouts you can expect. 9 Inline powered device (PoE) detect mask R/W This is a sticky bit. 1 = Enabled. 0 8:5 Reserved RO 4 AMS media changed mask R/W This is a sticky bit. 1 = Enabled. 0 3 Reserved RO 2 Link speed downshift detect mask R/W This is a sticky bit. 1 = Enabled. 0 1 Master/Slave resolution error mask R/W This is a sticky bit. 1 = Enabled. 0 0 Reserved RO Table 30 • Interrupt Status, Address 26 (0x1A) Bit Name Access Description Default 15 Interrupt status RO This is a self-clearing bit. 1 = Interrupt pending. 0 14 Speed state change status RO This is a self-clearing bit. 1 = Interrupt pending. 0 13 Link state change status RO This is a self-clearing bit. 1 = Interrupt pending. 0 12 FDX state change status RO This is a self-clearing bit. 1 = Interrupt pending. 0 11 Auto-negotiation error status RO This is a self-clearing bit. 1 = Interrupt pending. 10 Auto-negotiation complete status RO This is a self-clearing bit. 1 = Interrupt pending. 0 9 Inline powered device detect status RO This is a self-clearing bit. 1 = Interrupt pending. 0 8:5 Reserved RO 4 AMS media changed status RO This is a self-clearing bit. 1 = Interrupt pending. 0 3Reserved RO 2 Link speed downshift detect status RO This is a self-clearing bit. 1 = Interrupt pending. 0 1 Master/Slave resolution error status RO This is a self-clearing bit. 1 = Interrupt pending. 0 0Reserved RO Table 29 • Interrupt Mask, Address 25 (0x19) (continued) Bit Name Access Description Default |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |