PRT2011CVL5A datasheet(11/112 Pages) NXP

11 / 112 page

Modules List

i.MX RT1064 Crossover Processors Data Sheet for Consumer Products, Rev. 2, 08/2020

NXP Semiconductors

FLEXCAN (FD)

Flexible Controller Area

Network

Connectivity

Peripherals

The CAN with Flexible Data-Rate protocol and the CAN

2.0 version B protocol supports both standard and

extended message frames, both of them have long

payloads up to 64 bytes transferred at faster rates up to

8 Mbps.

FlexIO1

FlexIO2

FlexIO3

Flexible Input/output

Connectivity and

Communications

The FlexIO is capable of supporting a wide range of

protocols including, but not limited to: UART, I2C, SPI,

I2S, camera interface, display interface, PWM

waveform generation, etc. The module can remain

functional when the chip is in a low power mode

provided the clock it is using remain active.

FlexPWM1

FlexPWM2

FlexPWM3

FlexPWM4

Pulse Width Modulation

Timer Peripherals

The pulse-width modulator (PWM) contains four PWM

sub-modules, each of which is set up to control a single

half-bridge power stage. Fault channel support is

provided. The PWM module can generate various

switching patterns, including highly sophisticated

waveforms.

FlexRAM

RAM

Memories

The i.MX RT1064 has 1 MB of on-chip RAM which

could be flexible allocated to I-TCM, D-TCM, and

on-chip RAM (OCRAM) in a 32 KB granularity. The

FlexRAM is the manager of the on-chip RAM array.

Major functions of this blocks are: interfacing to I-TCM

and D-TCM of Arm core and OCRAM controller;

dynamic RAM arrays allocation for I-TCM, D-TCM, and

OCRAM.

FlexSPI

Quad Serial Peripheral

Interface

Connectivity and

Communications

FlexSPI acts as an interface to one or two external

serial flash devices, each with up to four bidirectional

data lines.

GPIO1

GPIO2

GPIO3

GPIO4

GPIO5

General Purpose I/O

Modules

System Control

Peripherals

Used for general purpose input/output to external ICs.

Each GPIO module supports up to 32 bits of I/O.

GPT1

GPT2

General Purpose Timer

Timer Peripherals

Each GPT is a 32-bit “free-running” or “set and forget”

mode timer with programmable prescaler and compare

and capture register. A timer counter value can be

captured using an external event and can be configured

to trigger a capture event on either the leading or trailing

edges of an input pulse. When the timer is configured to

operate in “set and forget” mode, it is capable of

providing precise interrupts at regular intervals with

minimal processor intervention. The counter has output

compare logic to provide the status and interrupt at

comparison. This timer can be configured to run either

on an external clock or on an internal clock.

Table 2. i.MX RT1064 modules list (continued)

Block Mnemonic

Block Name

Subsystem

Brief Description

PRT2011CVL5A bảng dữ liệu(PDF) 11 Page - NXP Semiconductors

PRT2011CVL5A bảng dữ liệu(HTML) 11 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL