PRT2011CVL5A datasheet(44/112 Pages) NXP

44 / 112 page

i.MX RT1064 Crossover Processors Data Sheet for Consumer Products, Rev. 2, 08/2020

NXP Semiconductors

Electrical Characteristics

Figure 15 shows the output timing in ASYNC mode.

Figure 15. SEMC output timing in ASYNC mode

4.5.1.1.2

SEMC output timing in SYNC mode

Table 33 shows SEMC output timing in SYNC mode.

2 ADV# low time is configurable by SEMC_*CR0.AS. AS field setting value is 0x0 in above table. When AS is set with value N,

TADL min time should be ((N + 1) x TCK - 1). See the i.MX RT1064 Reference Manual (IMXRT1064RM) for more detail about

SEMC_*CR0.AS register field.

3 Data output hold time is configurable by SEMC_*CR0.WEH. WEH field setting value is 0x0 in above table. When WEH is set

with value N, TDHO min time should be ((N + 1) x TCK). See the i.MX RT1064 Reference Manual (IMXRT1064RM) for more

detail about SEMC_*CR0.WEH register field.

4 WE# low time is configurable by SEMC_*CR0.WEL. WEL field setting value is 0x0 in above table. When WEL is set with value

N, TWEL min time should be ((N + 1) x TCK - 1). See the i.MX RT1064 Reference Manual (IMXRT1064RM) for more detail

about SEMC_*CR0.WEL register field.

Table 33. SEMC output timing in SYNC mode

Symbol

Parameter

Min.

Max.

Unit

Comment

Frequency of operation

—

166

MHz

—

TCK

Internal clock period

—

TDVO

Data output valid time

—

These timing parameters apply to

Address/Data/DM/CKE/control

signals with SEMC_CLK for

SDRAM.

TDHO

Data output hold time

-1

—

PRT2011CVL5A bảng dữ liệu(PDF) 44 Page - NXP Semiconductors

PRT2011CVL5A bảng dữ liệu(HTML) 44 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL