NTP53X2 datasheet(87/133 Pages) NXP

87 / 133 page

NXP Semiconductors

NTP53x2

NTAG 5 link - NFC Forum-compliant I2C bridge

NTP53x2

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3.3 — 3 July 2020

COMPANY PUBLIC

544533

87 / 133

Table 188. READ SIGNATURE response format when Error_flag is set

Flags

Error Code

CRC16

8 bits

16 bits

Details on how to validate the signature is provided in AN11350.

8.2.3.8 I2C Transparent Channel

NTAG 5 link offers an NFC to I2C bridge. With this mode, different I2C slaves (e.g.,

sensors) can be connected without a microcontroller. There shall be no other active I2C

master on the same bus. The needed power for the sensors may be provided with NTAG

5 link energy harvesting capability.

I2C master communication can do maximum 256 bytes to read from, and write to the

connected slave.

I2C master clock speed needs to be configured with I2C_MASTER_SCL_LOW and

I2C_MASTER_SCL_HIGH (see Table 62). I2C slave address will be selected directly

within WRITE I2C and READ I2C command.

SRAM needs to be enabled by setting SRAM_ENABLE bit (see Table 38) to 1b.

Basic principle for triggering an I2C write to the connected slave is illustrated in the figure

below. NFC reader will get the response immediately, and then polls for the status of the

I2C transaction (see Table 106).

Details of the NFC command WRITE I2C can be found in Section 8.2.3.8.1.

NOTE: This feature is only available for NTP5332.

aaa-035483

READER

RF to I2C Master read communication sequences

RF polls for I2C Master

session registers to know

the current I2C

transaction status.

RF sends custom I2C write

command and sends Payload

along with the command for

I2C Write transaction.

IC initiates I2C

transaction. I2C Master

sends I2C write

command to the

specified slave address.

I2C

INTERFACE

Figure 7. I2C Master write principle

Basic principle for triggering an I2C read and getting the response of the connected slave

is illustrated in the figure below. Again the NFC reader will get a response immediately,

and then polls for the status of the I2C transaction (see Table 106). Finally the result can

be read from SRAM.

Details of the NFC command READ I2C can be found in Section 8.2.3.8.2

NTP53X2 bảng dữ liệu(PDF) 87 Page - NXP Semiconductors

NTP53X2 bảng dữ liệu(HTML) 87 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL