| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
VSC7511 bảng dữ liệu(PDF) 41 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
VSC7511 bảng dữ liệu(HTML) 41 Page - Microsemi Corporation |
|
41 / 324 page ![]() Functional Descriptions VMDS-10488 VSC7511 Datasheet Revision 4.2 26 1. Configure SERDES1G_PLL_CFG.PLL_FSM_CTRL_DATA to 200. 2. Set SYS_RST = 0 (active) and PLL_FSM_ENA = 0 (inactive). 3. Set SYS_RST = 1 (deactive) and PLL_FSM_ENA = 1 (active). 3.3.2 SERDES1G Loopback Modes The SERDES1G interface supports two different loopback modes for testing and debugging data paths: equipment loopback and facility loopback. 3.3.2.1 Equipment Loopback (SERDES1G_COMMON_CFG.ENA_ELOOP) Data is looped back from serializer output to deserializer input, and the receive clock is recovered. The equipment loopback includes all transmit and receive functions, except for the input and output buffers. The Tx data can still be observed on the output. 3.3.2.2 Facility Loopback (SERDES1G_COMMON_CFG.ENA_FLOOP) The clock and parallel data output from deserializer are looped back to the serializer interface. Incoming serial data passes through the input buffer, the CDR, the deserializer, back to the serializer, and finally out through the output buffer. Only one of the loopbacks can be enabled at the same time. The following illustration shows the loopback paths. Figure 7 • SERDES1G Loopback Modes 3.3.3 Synchronous Ethernet The SERDES1G block can recover the clock from the received data and apply the clock to either a per- SerDes recovered clock output pin (SERDES1G_COMMON_CFG.RECO_SEL_A) or a common recovered clock output pin that may also be driven by another SerDes macros as well (SERDES1G_COMMON_CFG.RECO_SEL_B). Note that only one macro should drive the common recovered clock output pin at the same time. In addition, it is possible to squelch the recovered clock if the associated PCS cannot detect valid data (SERDES1G_COMMON_CFG.SE_AUTO_SQUELCH_A_ENA and SERDES1G_COMMON_CFG.SE_AUTO_SQUELCH_B_ENA). For more information about Synchronous Ethernet, see Layer 1 Timing, page 152. Tx (P/N) Rx (P/N) ESD Input Buffer Output Buffer Equipment Loop Rx Path Tx Path ESD Facility Loop Deserializer 10 Serializer 10 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |