| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
VSC7511 bảng dữ liệu(PDF) 186 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
VSC7511 bảng dữ liệu(HTML) 186 Page - Microsemi Corporation |
|
186 / 324 page ![]() VCore-Ie System and CPU Interfaces VMDS-10488 VSC7511 Datasheet Revision 4.2 171 The serial interface implements an SPI-compatible protocol that allows an external CPU to perform read and write access to register targets within the device. Endianess and bit order is configurable, and several options for high frequencies are supported. The serial interface is available to an external CPU when the VCore-Ie CPU does not use the SI for Flash or external SI access. For more information, VCore-Ie System and CPU interfaces. The following table lists the serial interface pins when the SI slave is configured as owner of SI interface in GENERAL_CTRL.IF_SI_OWNER. SI_DI is sampled on rising edge of SI_CLK. SI_DO is driven on falling edge of SI_CLK. There are no requirements on the logical values of the SI_CLK and SI_DI inputs when SI_nCS is deasserted; they can be either 0 or 1. SI_DO is only driven during read access when read data is shifted out of the device. The external CPU initiates access by asserting chip select and then transmitting one bit read/write indication, one don’t care bit, 22 address bits, and 32 bits of write data (or don’t care bits when reading). With the register address of a specific register (REG_ADDR), the SI address (SI_ADDR) is calculated as: SI_ADDR = (REG_ADDR & 0x00FFFFFF)>>2 Data word endianess is configured through IF_CTRL[0]. The order of the data bits is configured using IF_CTRL[1]. The following illustration shows various configurations for write access. The order of the data bits during writing, as depicted, is also used when the device is transmitting data during read operations. Figure 60 • Write Sequence for SI When using the serial interface to read registers, the device needs to prepare read data after receiving the last address bit. The access time of the register that is read must be satisfied before shifting out the Table 136 • SI Slave Mode Pins Pin Name I/O Description SI_nCS0 I Active-low chip select SI_CLK I Clock input SI_DI I Data input (MOSI) SI_DO O Data output (MISO) SI_nCS0 SI_CLK SI_DI SI_DO 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 98 76 5 4 3 2 1 0 Serial Address (SI_ADDR) 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 98 76 5 4 3 2 10 2 9 2 8 2 7 2 6 2 5 2 4 2 3 2 2 3 0 3 1 Serial Data SI_DI 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 98 76 5 4 3 2 1 0 Serial Address (SI_ADDR) 1 8 1 9 2 0 2 1 2 2 2 3 89 1 0 1 1 1 2 1 3 1 4 1 5 01 2 3 4 5 67 2 6 2 7 2 8 2 9 3 0 3 1 1 6 1 7 2 5 2 4 Serial Data Big endian mode (IF_CTRL[0]=1), Most significant bit first (IF_CTRL[1]=0) Big endian mode (IF_CTRL[0]=1), Least significant bit first (IF_CTRL[1]=1) SI_DI 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 98 76 5 4 3 2 1 0 Serial Address (SI_ADDR) 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 98 7 6 5 4 3210 2 9 2 8 2 7 2 6 2 5 2 4 2 3 2 2 3 0 3 1 Serial Data Little endian mode (IF_CTRL[0]=0), Most significant bit first (IF_CTRL[1]=0) SI_DI 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 98 76 5 4 3 2 1 0 Serial Address (SI_ADDR) 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4 2 5 2 6 2 7 2 8 2 9 3 0 3 1 2 3 456789 1 0 Serial Data Little endian mode (IF_CTRL[0]=0), Least significant bit first (IF_CTRL[1]=1) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |