82801E datasheet(49/84 Pages) INTEL

49 / 84 page

Intel® 82801E C-ICH

Advance Information Datasheet

3.3

Pin Straps

3.3.1

Functional Straps

The following signals are used for static configuration. They are sampled at the rising edge of

PWROK to select configurations and then revert later to their normal usage. To invoke the

associated mode, the signal should be driven at least four PCI clocks prior to the time it is sampled.

3.3.2

Test Signals

3.3.2.1

Test Mode Selection

When PWROK is active (high), driving RTCRST# low for a number of PCI clocks (33 MHz) will

activate a particular test mode as specified in Table 28.

Note:

RTCRST# may be driven low any time after PCIRST is inactive. Refer to “Testability” on page 77

for a detailed description of the 82801E C-ICH test modes.

Table 27. Functional Strap Definitions

Signal

Usage

When

Sampled

Comment

EE0_DOUT,

EE1_DOUT

Reserved

System designers should include a placeholder for a pull-down

resistor on EE

n_DOUT but do not populate the resistor.

GNT[A]#

Top-Swap

Override

Rising

Edge of

PWROK

The signal has a weak internal pull-up. If the signal is sampled low,

the system is strapped to the “Top-Swap” mode (82801E C-ICH will

invert A16 for all cycles targeting FWH BIOS space). The status of this

strap is readable via the Top-Swap bit (bit 13, D31: F0, Offset D4h).

Note that software will not be able to clear the Top-Swap bit until the

system is rebooted without GNT[A]# being pulled down.

HLCOMP

Enhanced

Hub

Interface

Mode

During

PCIRST#

assertion

If this signal is sampled high (via an external pull-up to VCC1_8), the

normal hub interface buffer mode will be selected. If this signal is

sampled low (via an external pull-down), the enhanced hub interface

buffer mode will be selected.

See the specific platform design guide for resistor values and routing

guidelines for each hub interface mode.

SPKR

No Reboot

Rising

Edge of

PWROK

The signal has a weak internal pull-up. If the signal is sampled low,

the system is strapped to the “No Reboot” mode (82801E C-ICH will

disable the TCO Timer system reboot feature). The status of this strap

is readable via the NO_REBOOT bit (bit 1, D31: F0, Offset D4h).

Table 28. Test Mode Selection

Number of PCI Clocks RTCRST# driven low after PWROK active

Test Mode

No Test Mode Selected

XOR Chain 1

XOR Chain 2

XOR Chain 3

XOR Chain 4

82801E bảng dữ liệu(PDF) 49 Page - Intel Corporation

82801E bảng dữ liệu(HTML) 49 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

bảng dữ liệu tải về

Link URL