 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DS31256 bảng dữ liệu(PDF) 1 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
DS31256 bảng dữ liệu(HTML) 1 Page - Maxim Integrated Products |
|
|
1 / 183 page  1 of 183 REV: 031405 Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata. GENERAL DESCRIPTION The DS31256 Envoy is a 256-channel HDLC controller that can handle up to 60 T1 or 64 E1 data streams or two T3 data streams. Each of the 16 physical ports can handle one, two, or four T1 or E1 data streams. The DS31256 is composed of the following blocks: Layer 1, HDLC processing, FIFO, DMA, PCI bus, and local bus. There are 16 HDLC engines (one for each port) that are each capable of operating at speeds up to 8.192Mbps in channelized mode and up to 10Mbps in unchannelized mode. The DS31256 Envoy also has three fast HDLC engines that only reside on Ports 0, 1, and 2. They are capable of operating at speeds up to 52Mbps. APPLICATIONS Channelized and Clear-Channel (Unchannelized) T1/E1 and T3/E3 Routers with Multilink PPP Support High-Density Frame-Relay Access xDSL Access Multiplexers (DSLAMs) Triple HSSI High-Density V.35 SONET/SDH EOC/ECC Termination ORDERING INFORMATION PART TEMP RANGE PIN-PACKAGE DS31256 0°C to +70°C 256 PBGA FEATURES § 256 Independent, Bidirectional HDLC Channels § Up to 132Mbps Full-Duplex Throughput § Supports Up to 60 T1 or 64 E1 Data Streams § 16 Physical Ports (16 Tx and 16 Rx) That Can Be Independently Configured for Channelized or Unchannelized Operation § Three Fast (52Mbps) Ports; Other Ports Capable of Speeds Up to 10Mbps (Unchannelized) § Channelized Ports Can Each Handle One, Two, or Four T1 or E1 Lines § Per-Channel DS0 Loopbacks in Both Directions § Over-Subscription at the Port Level § Transparent Mode Supported § On-Board Bit Error-Rate Tester (BERT) with Automatic Error Insertion Capability § BERT Function Can Be Assigned to Any HDLC Channel or Any Port § Large 16kB FIFO in Both Receive and Transmit Directions § Efficient Scatter/Gather DMA Maximizes Memory Efficiency § Receive Data Packets are Time-Stamped § Transmit Packet Priority Setting § V.54 Loopback Code Detector § Local Bus Allows for PCI Bridging or Local Access § Intel or Motorola Bus Signals Supported § Backward Compatibility with DS3134 § 33MHz 32-Bit PCI (V2.1) Interface § 3.3V Low-Power CMOS with 5V Tolerant I/O § JTAG Support IEEE 1149.1 § 256-Pin Plastic BGA (27mm x 27mm) Features continued on page 6. DS31256 256-Channel, High-Throughput HDLC Controller www.maxim-ic.com DEMO KIT AVAILABLE |
Số phần tương tự - DS31256 |
|
Mô tả tương tự - DS31256 |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
