| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MC68HC908AP16CFB bảng dữ liệu(PDF) 158 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
MC68HC908AP16CFB bảng dữ liệu(HTML) 158 Page - Motorola, Inc |
|
158 / 440 page ![]() Monitor ROM (MON) Data Sheet MC68HC908AP Family — Rev. 2.5 158 MOTOROLA NOTE: If the reset vector is blank and monitor mode is entered, the chip will see an additional reset cycle after the initial POR reset. Once the part has been programmed, the traditional method of applying a voltage, VTST, to IRQ1 must be used to enter monitor mode. The COP module is disabled in monitor mode based on these conditions: • If monitor mode was entered as a result of the reset vector being blank (above condition set 2 or 3), the COP is always disabled regardless of the state of IRQ1 or RST. • If monitor mode was entered with VTST on IRQ1 (condition set 1), then the COP is disabled as long as VTST is applied to either IRQ1 or RST. The second condition states that as long as VTST is maintained on the IRQ1 pin after entering monitor mode, or if VTST is applied to RST after the initial reset to get into monitor mode (when VTST was applied to IRQ1), then the COP will be disabled. In the latter situation, after VTST is applied to the RST pin, VTST can be removed from the IRQ1 pin in the interest of freeing the IRQ1 for normal functionality in monitor mode. Figure 10-2 shows a simplified diagram of the monitor mode entry when the reset vector is blank and just VDD voltage is applied to the IRQ1 pin. An external oscillator of 9.8304 MHz is required for a baud rate of 9600, as the internal bus frequency is automatically set to the external frequency divided by four. Enter monitor mode with pin configuration shown in Figure 10-1 by pulling RST low and then high. The rising edge of RST latches monitor mode. Once monitor mode is latched, the values on the specified pins can change. Once out of reset, the MCU waits for the host to send eight security bytes. (See 10.4 Security.) After the security bytes, the MCU sends a break signal (10 consecutive logic 0’s) to the host, indicating that it is ready to receive a command. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |