TMS320DM6431 datasheet(111/227 Pages) TI1

111 / 227 page

3.8 Device Initialization Sequence After Reset

TMS320DM6431

Digital Media Processor

www.ti.com

SPRS342C – NOVEMBER 2006 – REVISED JUNE 2008

Software should follow this initialization sequence after coming out of device reset.

1. Complete the boot sequence as needed. For more details on the boot sequence, see the Using the

TMS320DM643x Bootloader Application Report (literature number SPRAAG0).

2. If the device is not already at the desired operating frequency, program the PLL Controllers (PLLC1

and PLLC2) to configure the device frequency. For details on how to program the PLLC, see the

TMS320DM643x DMP DSP Subsystem Reference Guide (literature number SPRU978).

3. Program PINMUX0 and PINMUX1 registers to select device pin functions. For more details on

programming the PINMUX0 and PINMUX1 registers to select device pin functions, see Section 3.7,

Multiplexed Pin Configurations.

Note: If EMAC operation is desired, the EMAC must be placed in reset before programming

PINMUX1.HOSTBK to select EMAC pins.

4. Program the VDD3P3V_PWDN register to power up the necessary I/O pins. For more details on

programming the VDD3P3V_PWDN register, see Section 3.2, Power Considerations. On DM6431, the

user should program VDD3P3V_PWDN bit 13 to 1 to power down the reserved pins RSV17, RSV18,

and RSV19.

5. As needed by the application, program the following System Module registers when there are no active

transactions on the respective peripherals:

TIMERCTL (Section 3.6.2.1, Timer Control Register): applicable for Timer0 and Watchdog Timer2

only.

EDMATCCFG (Section 3.6.2.2, EDMA TC Configuration Register): applicable for EDMA only. The

recommendation is to leave the EDMATCCFG register at its default.

VPSS_CLKCTL (Section 3.3.2, VPSS Clocks): applicable for VPSS only.

6. Program the Power and Sleep Controller (PSC) to enable the desired peripherals. For details on how

to program the PSC, see the TMS320DM643x DMP DSP Subsystem Reference Guide (literature

number SPRU978).

7. Program the Switched Central Resource (SCR) bus priorities for the master peripherals

(Section 3.6.1). This must be configured when there are no active transactions on the respective

peripherals:

Program the MSTPRI0 and MSTPRI1 registers in the System Module. These registers can be

programmed before or after the respective peripheral is enabled by the PSC in step 6.

Program the EDMACC QUEPRI register, the C64x+ MDMAARBE.PRI field, and the VPSS PCR

PSC in step 6.

8. Configure the C64x+ Megamodule and the peripherals.

Submit Documentation Feedback

Device Configurations

111

TMS320DM6431 bảng dữ liệu(PDF) 111 Page - Texas Instruments