TMS320DM6431 datasheet(65/227 Pages) TI1

65 / 227 page

TMS320DM6431

Digital Media Processor

www.ti.com

SPRS342C – NOVEMBER 2006 – REVISED JUNE 2008

Table 3-5. Non-Fastboot Modes (FASTBOOT = 0)

DEVICE BOOT AND

CONFIGURATION

PLLC1 CLOCK SETTING AT BOOT

PINS

DM6431 DMP

DSPBOOTADDR

BOOT DESCRIPTION(1)

(Master/Slave)

(DEFAULT)(1)

DEVICE

PLL

CLKDIV1 DOMAIN

BOOTMODE[3:0]

FREQUENCY

MODE(2)

(SYSCLK1 DIVIDER)

(SYSCLK1)

0000

No Boot (Emulation Boot)

Master

Bypass

CLKIN

0x0010 0000

0001

Reserved

–

0010

Reserved

–

0011

Reserved

–

EMIFA ROM Direct Boot

0100

Master

Bypass

CLKIN

0x4200 000

[PLL Bypass Mode]

I2C Boot

0101

Master

Bypass

CLKIN

0x0010 0000

[STANDARD MODE](3)

0110

16-bit SPI Boot [McBSP0]

Master

Bypass

CLKIN

0x0010 0000

0111

NAND Flash Boot

Master

Bypass

CLKIN

0x0010 0000

UART Boot without

1000

Hardware Flow Control

Master

Bypass

CLKIN

0x0010 0000

[UART0]

1001

Reserved

–

1010

Reserved

–

1011

Reserved

–

1100

Reserved

–

1101

Reserved

–

UART Boot with Hardware

1110

Master

Bypass

CLKIN

0x0010 0000

Flow Control [UART0]

24-bit SPI Boot (McBSP0 +

1111

Master

Bypass

CLKIN

0x0010 0000

GP[97])

(1)

For all boot modes that default to DSPBOOTADDR = 0x0010 0000 (i.e., all boot modes except the EMIFA ROM Direct Boot,

BOOTMODE[3:0] = 0100, FASTBOOT = 0), the bootloader code disables all C64x+ cache (L2, L1P, and L1D) so that upon exit from the

bootloader code, all C64x+ memories are configured as all RAM. If cache use is required, the application code must explicitly enable the

cache. For more information on the bootloader, see the Using the TMS320DM643x Bootloader Application Report (literature number

SPRAAG0).

(2)

The PLL MODE for Non-Fastboot Modes is fixed as shown in this table; therefore, the PLLMS[2:0] configuration pins have no effect on

the PLL MODE.

(3)

I2C Boot (BOOTMODE[3:0] = 0101b) is only available if the MXI/CLKIN frequency is between 21 MHz to 30 MHz. I2C Boot is not

available for MXI/CLKIN frequencies less than 21 MHz.

Submit Documentation Feedback

Device Configurations

TMS320DM6431 bảng dữ liệu(PDF) 65 Page - Texas Instruments

TMS320DM6431 bảng dữ liệu(HTML) 65 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL