công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

PC87334VLJ bảng dữ liệu(PDF) 98 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
tên linh kiện PC87334VLJ
Giải thích chi tiết về linh kiện  SuperI/O 3.3V/5V Floppy Disk Controller, Dual UARTs, Infrared, IEEE1284 Parallel Port, and IDE Interface
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NSC [National Semiconductor (TI)]
Trang chủ  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87334VLJ bảng dữ liệu(HTML) 98 Page - National Semiconductor (TI)

Back Button PC87334VLJ Datasheet HTML 94Page - National Semiconductor (TI) PC87334VLJ Datasheet HTML 95Page - National Semiconductor (TI) PC87334VLJ Datasheet HTML 96Page - National Semiconductor (TI) PC87334VLJ Datasheet HTML 97Page - National Semiconductor (TI) PC87334VLJ Datasheet HTML 98Page - National Semiconductor (TI) PC87334VLJ Datasheet HTML 99Page - National Semiconductor (TI) PC87334VLJ Datasheet HTML 100Page - National Semiconductor (TI) PC87334VLJ Datasheet HTML 101Page - National Semiconductor (TI) PC87334VLJ Datasheet HTML 102Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 98 / 102 page
background image
100 Electrical Characteristics (Continued)
10315 Enhanced Parallel Port Timing
Symbol
Parameter
Conditions
Min
Max
Units
tWW
WRITE Active from WR Active (Note 1)
45
ns
tWST
DSTRB or ASTRB Active from
EPP 17
45
ns
WR Active (Notes 1 2)
EPP 19
65
ns
tWEST
DSTRB or ASTRB Active after
EPP 17
0
ns
WRITE Active
EPP 19
10
ns
tWPDh
PD0 – 7 Hold after DSTRB or ASTRB Inactive
50
ns
tHRW
IOCHRDY Active after WAIT Active
EPP 17
40
ns
(Note 3)
tWPDS
PD0 – 7 Valid after WRITE Active
D0 – 7 is Stable 15 ns
15
ns
before WR Active
tEPDW
PD0 – 7 Valid
80
ns
tEPDh
PD0 – 7 Invalid after DSTRB or ASTRB Inactive
0
ns
tZWSa
ZWS Valid after WR or RD Active
45
ns
tZWSh
ZWS Hold after WR or RD Inactive
0
ns
Note 1
tWST and tWW are valid in EPP 19 only if WAIT is low when WR becomes active else tWST and tWW are measured from WAIT
Note 2
The PC87334 design guarantees that WRITE will not change from low to high before DSTRB or ASTRB goes from low to high
Note 3
In EPP 19 IOCHRDY is measured from WR or RD
TLC12039 – 42
FIGURE 10-17 Enhanced Parallel Port Timing
98



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com