STM8S005C6 datasheet(63/97 Pages) STMICROELECTRONICS

63 / 97 page

DocID022186 Rev 4

63/97

STM8S005C6 STM8S005K6

Electrical characteristics

9.3.6

I/O port pin characteristics

General characteristics

Subject to general operating conditions for VDD and TA unless otherwise specified. All

unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or

an external pull-up or pull-down resistor.

Table 36. I/O static characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIL

Input low level

voltage

VDD = 5 V

-0.3

0.3 x VDD

VIH

Input high level

voltage

0.7 x VDD

-VDD + 0.3 V

Vhys

Hysteresis(1)

-700

Rpu

Pull-up resistor

VDD = 5 V, VIN = VSS



tR, tF

Rise and fall time



(10% - 90%)

Fast I/Os



Load = 50 pF

35(2)

Standard and high sink I/Os



Load = 50 pF

125(2)

Ilkg

Input leakage

current,



analog and digital

VSS  VIN VDD

±1(3)

µA

Ilkg ana

Analog input

leakage current

VSS VIN VDD

±250 (3)

Ilkg(inj)

Leakage current in

adjacent I/O

Injection current ±4 mA

±1(3)

µA

Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested in production.

Data guaranteed by design, not tested in production.

Data based on characterization results, not tested in production.

STM8S005C6 bảng dữ liệu(PDF) 63 Page - STMicroelectronics

STM8S005C6 bảng dữ liệu(HTML) 63 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

bảng dữ liệu tải về

Link URL