| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ST72344S4 bảng dữ liệu(PDF) 35 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72344S4 bảng dữ liệu(HTML) 35 Page - STMicroelectronics |
|
35 / 247 page ![]() ST72344xx, ST2345xx Data EEPROM Doc ID 12321 Rev 6 35/247 5.7 Register description 5.7.1 EEPROM control/status register (EECSR) Reset value: 0000 0000 (00h) Bits 7:2 = Reserved, forced by hardware to 0. Bit 1 = E2LAT Latch Access Transfer This bit is set by software. It is cleared by hardware at the end of the programming cycle. It can only be cleared by software if the E2PGM bit is cleared. 0: Read mode 1: Write mode Bit 0 = E2PGM Programming control and status This bit is set by software to begin the programming cycle. At the end of the programming cycle, this bit is cleared by hardware. 0: Programming finished or not yet started 1: Programming cycle is in progress Note: If the E2PGM bit is cleared during the programming cycle, the memory data is not guaranteed. 7 0 00 000 0 E2LAT E2PGM Read/Write Table 5. Data EEPROM register map and reset values Address (Hex.) Register label 765 432 1 0 0020h EECSR Reset value 000 000 E2LAT 0 E2PGM 0 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |