ST72344S4 datasheet(33/247 Pages) STMICROELECTRONICS

33 / 247 page

ST72344xx, ST2345xx

Data EEPROM

Doc ID 12321 Rev 6

33/247

Figure 9.

Data EEPROM write operation

Note:

If a programming cycle is interrupted (by reset action), the integrity of the data in memory

will not be guaranteed.

5.4

Power saving modes

5.4.1

Wait mode

The data EEPROM can enter Wait mode on execution of the WFI instruction of the

microcontroller or when the microcontroller enters Active Halt mode.The data EEPROM will

immediately enter this mode if there is no programming in progress, otherwise the data

EEPROM will finish the cycle and then enter Wait mode.

5.4.2

Active-halt mode

Refer to Wait mode.

5.4.3

Halt mode

The data EEPROM immediately enters Halt mode if the microcontroller executes the Halt

instruction. Therefore the EEPROM will stop the function in progress, and data may be

corrupted.

5.5

Access error handling

If a read access occurs while E2LAT = 1, then the data bus will not be driven.

If a write access occurs while E2LAT = 0, then the data on the bus will not be latched.

If a programming cycle is interrupted (by reset action), the integrity of the data in memory

will not be guaranteed.

Byte 1 Byte 2

Byte 32

PHASE 1

Programming cycle

Read operation impossible

PHASE 2

Read operation possible

E2LAT bit

E2PGM bit

Writing data latches

Waiting E2PGM and E2LAT to fall

Set by USER application

Cleared by hardware

⇓ Row / Byte ⇒ 0 1 2 3

...

30 31

Physical address

00h...1Fh

20h...3Fh

...

Nx20h...Nx20h+1Fh

Row

definition

ST72344S4 bảng dữ liệu(PDF) 33 Page - STMicroelectronics

ST72344S4 bảng dữ liệu(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL