LAN9250 datasheet(180/421 Pages) MICROCHIP

180 / 421 page

LAN9250

DS00001913A-page 180

 2015 Microchip Technology Inc.

11.14.3

TRANSMIT CONFIGURATION REGISTER (TX_CFG)

This register controls the Host MAC transmit functions.

Offset:

070h

Size:

32 bits

Bits

Description

Type

Default

31:16

RESERVED

Force TX Status Discard (TXS_DUMP)

When a 1 is written to this bit, the TX Status FIFO is cleared of all pending

status DWORDs and the TX status pointers are cleared to zero.

Force TX Data Discard (TXD_DUMP)

When a 1 is written to this bit, the TX Data FIFO is cleared of all pending data

and the TX data pointers are cleared to zero.

13:3

RESERVED

TX Status Allow Overrun (TXSAO)

When this bit is cleared, Host MAC data transmission is suspended if the TX

Status FIFO becomes full. Setting this bit high allows the transmitter to con-

tinue operation with a full TX Status FIFO.

Note:

This bit does not affect the operation of the TX Status FIFO Full

Interrupt (TSFF).

R/W

Transmitter Enable (TX_ON)

When this bit is set, the Host MAC transmitter is enabled. Any data in the TX

Data FIFO will be sent. This bit is cleared automatically when the STOP_TX

bit is set and the transmitter is halted.

R/W

Stop Transmitter (STOP_TX)

When this bit is set, the Host MAC transmitter will finish the current frame,

and will then stop transmitting. When the transmitter has stopped this bit will

clear. All writes to this bit are ignored while this bit is high.

R/W

LAN9250 bảng dữ liệu(PDF) 180 Page - Microchip Technology

LAN9250 bảng dữ liệu(HTML) 180 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL