công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

LAN9250 bảng dữ liệu(PDF) 137 Page - Microchip Technology

tên linh kiện LAN9250
Giải thích chi tiết về linh kiện  Integrated Ethernet PHY with HP Auto-MDIX
PDF  421 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9250 bảng dữ liệu(HTML) 137 Page - Microchip Technology

Back Button LAN9250 Datasheet HTML 133Page - Microchip Technology LAN9250 Datasheet HTML 134Page - Microchip Technology LAN9250 Datasheet HTML 135Page - Microchip Technology LAN9250 Datasheet HTML 136Page - Microchip Technology LAN9250 Datasheet HTML 137Page - Microchip Technology LAN9250 Datasheet HTML 138Page - Microchip Technology LAN9250 Datasheet HTML 139Page - Microchip Technology LAN9250 Datasheet HTML 140Page - Microchip Technology LAN9250 Datasheet HTML 141Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 421 page
background image
 2015 Microchip Technology Inc.
DS00001913A-page 137
LAN9250
10.2.6.5
Quad Address / Data Write
The SPI Quad Address / Data Write instruction inputs the instruction code one bit per clock and the address and data
bytes four bits per clock. This instruction is supported in SPI bus protocol only with clock frequencies up to 80 MHz. This
instruction is not supported in SQI bus protocol.
The SPI slave interface is selected by first bringing SCS# active. The 8-bit SQADW instruction, E2h, is input into the
SIO[0] pin, followed by the two address bytes into the SIO[3:0] pins. The address bytes specify a BYTE address within
the device.
The data follows the address bytes. The data is input into the SIO[3:0] pins starting with the msn of the LSB. The remain-
ing nibbles are shifted in on subsequent clock edges. The data write to the register occurs after the 32-bits are input. In
the event that 32-bits are not written when the SCS# is returned high, the write is considered invalid and the register is
not affected.
The SCS# input is brought inactive to conclude the cycle.
Figure 10-16 illustrates a typical single and multiple register dual address / data write.
10.3
TX and RX FIFO Access
10.3.0.1
TX and RX Status FIFO Peek Address Access
Normal read access to the TX or RX Status FIFO causes the FIFO to advance to its next entry.
For access to the TX and RX Status FIFO Peek addresses, the FIFO does not advance to its next entry.
FIGURE 10-16:
SPI QUAD ADDRESS / DATA WRITE
SPI Quad Address / Data Write Single Register
SCK (active high)
SIO0
0
11
X
Instruction
1
SIO1
SPI Quad Address / Data Write Multiple Registers
00
SCK (active low)
SCS#
X
1
2
3
4
5
6
7
8
9
1
0
1
1
1
2
1
3
1
4
1
5
1
6
X
1
2
3
4
5
6
7
8
9
1
0
1
1
1
2
1
3
1
4
1
5
1
6
X
X
1
7
1
8
1
9
2
0
1
7
1
8
1
9
2
0
SCK (active high)
SIO0 X
Instruction
SIO1
...
SCK (active low)
SCS#
...
X
1
2
3
4
5
6
7
8
9
1
0
1
1
1
2
1
3
1
4
1
5
X
1
2
3
4
5
6
7
8
9
1
0
1
1
1
2
1
3
1
4
1
5
X
X
...
...
0
Data
D
5
D
4
D
1
Z
X
D
1
7
D
2
5
D
0
D
1
3
D
1
2
D
2
4
D
1
6
D
2
8
D
2
9
X
Data
D
6
D
2
D
1
4
D
1
8
D
2
6
D
3
0
D
7
D
3
D
1
5
D
1
9
D
2
7
D
3
1
Z
X
Z
X
Data
Data
D
9
D
8
D
2
1
D
2
0
D
1
0
D
2
2
D
1
1
D
2
3
SIO2
SIO3
...
...
...
...
Data 1...
Data m
Data m+1... Data n
D
5
D
4
D
1
D
0
D
1
3
D
1
2
D
1
7
D
2
5
D
2
4
D
1
6
D
2
8
D
2
9
Z
X
X
Data 1...
Data m
Data m+1... Data n
...
...
Data 1...
Data m
Data m+1... Data n
D
6
D
2
D
1
4
D
1
8
D
2
6
D
3
0
Z
X
...
...
Data 1...
Data m
Data m+1... Data n
D
7
D
3
D
1
5
D
1
9
D
2
7
D
3
1
Z
X
D
5
D
4
D
1
D
0
D
1
3
D
1
2
D
6
D
2
D
1
4
D
7
D
3
D
1
5
D
1
7
D
2
5
D
2
4
D
1
6
D
2
8
D
2
9
D
1
8
D
2
6
D
3
0
D
1
9
D
2
7
D
3
1
SIO2
SIO3
0
11
1
00
0
Address
d
e
c
A
1
3
Z
i
n
c
A
1
2
A
1
1
A
1
0
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
Z
Z
Address
d
e
c
A
1
3
i
n
c
A
1
2
A
1
1
A
1
0
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
Z
Z
Z
1
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com