COM20022ITQFP datasheet(26/83 Pages) SMSC

26 / 83 page

10 Mbps ARCNET (ANSI 878.1) Controller with 2Kx8 On-Board RAM

Datasheet

Rev. 08-18-03

Page 26

SMSC COM20022I

DATASHEET

Figure 5.7

- High Speed CPU Bus Timing - Intel CPU Mode

The I/O address and Chip Select signals, which are supplied to the data output logic, are not sampled.

Also, the nRD signal is not delayed, because the above sampling and delaying paths decrease the data

access time of the read cycle.

The above sampling and delaying signals are supplied to the Read Pulse Generation logic which

generates the clearing pulse for the Diagnostic register and generates the starting pulse of the RAM

Arbitration. Typical delay time between nRD and nRD1 is around 15nS and between nRD1 and nRD2 is

around 10nS.

Longer pulse widths are needed due to these delays on nRD signal. However, the CPU can insert some

wait cycles to extend the width without any impact on performance.

The BUSTMG pin is used to support this function. It is used to Enable/Disable the High Speed CPU Read

and Write function. It is defined as: BUSTMG = 0, the High Speed CPU Read and Write operations are

enabled; BUSTMG = 1, the High Speed CPU Read and Write operations are disabled if the RBUSTMG bit

is 0. If BUSTMG = 1 and RBUSTMG = 1, High Speed CPU Read operations are enabled (see definition of

RBUSTMG bit below).

The RBUSTMG bit was added to Disable/Enable the High Speed CPU Read function. It is defined as:

RBUSTMG=0, Disabled (Default); RBUSTMG=1, Enabled.

In the MOTOROLA CPU mode (DIR, nDS mode), the same modifications apply.

BUSTMG PIN

RBUSTMG BIT

BUS TIMING MODE

High Speed CPU Read and Write

Normal Speed CPU Read and Write

High Speed CPU Read and Normal Speed CPU Write

5.2

Transmission Media Interface

The bottom halves of Figure 5.1 and Figure 5.2 illustrate the COM20022I interface to the transmission

media used to connect the node to the network. Table 5.1 lists different types of cable which are suitable

for ARCNET applications. The user may interface to the cable of choice in one of three ways:

A2-A0, nCS

nRD

Delayed nRD

(nRD1)

Sampled A2-A0, nCS

More delayed nRD

(nRD2)

VALID

COM20022ITQFP bảng dữ liệu(PDF) 26 Page - SMSC Corporation

COM20022ITQFP bảng dữ liệu(HTML) 26 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

bảng dữ liệu tải về

Link URL