UPD750064CU datasheet(23/82 Pages) NEC

23 / 82 page

µPD750064, 750066, 750068, 750064(A), 750066(A), 750068(A)

Data Sheet U10165EJ2V0DS00

6. PERIPHERAL HARDWARE FUNCTION

6.1 Port

The following three types of I/O ports are available.

• CMOS input (PORT0, 1, 11)

: 12

• CMOS input/output (PORT2, 3, 6)

: 12

• N-ch open-drain input/output (PORT4, 5)

: 8

Total

Table 6-1. Types and Features of Digital Ports

Port Name

Function

Operation and Features

Remarks

PORT0

4-bit input

When the serial interface function is used, the alternate-function

Also used for the INT4, SCK,

pins function as output ports depending on the operation mode.

SO/SB0, SI/SB1 pins.

PORT1

4-bit input only port.

Also used for the INT0 to

INT2/TI1, TI0 pins.

PORT2

4-bit input/output Can be set to input mode or output mode in 4-bit units.

Also used for the PTO0,

PTO1, PCL, BUZ pins.

PORT3

Can be set to input mode or output mode in 1-bit units.

–

PORT4

4-bit input/output

Can be set to input mode or output

Ports 4 and 5 are paired

PORT5

(N-ch open drain,

mode in 4-bit units. On-chip pull-up

and data can be input/

13 V withstand

resistor can be specified in 1-bit

output in 8-bit units.

voltage)

units by mask option.

PORT6

4-bit input/output Can be set to input mode or output mode in 1-bit units.

Also used for the KR0 to

KR3, AN4 to AN7 pins.

PORT11

4-bit input

4-bit input only port.

Also used for the AN0 to

AN3 pins.

6.2 Clock Generator

The clock generator generates clocks which are supplied to the peripheral hardware in the CPU. Figure 6-1

shows the configuration of the clock generator.

Operation of the clock generator is determined by the processor clock control register (PCC) and system clock

control register (SCC).

Two types of system clocks are available; main system clock and subsystem clock.

The instruction execution time can be changed.

• 0.95

µs, 1.91 µs, 3.81 µs, 15.3 µs (@ 4.19-MHz operation with main system clock)

• 0.67

µs, 1.33 µs, 2.67 µs, 10.7 µs (@ 6.0-MHz operation with main system clock)

• 122

µs (@ 32.768-kHz operation with subsystem clock)

UPD750064CU bảng dữ liệu(PDF) 23 Page - NEC

UPD750064CU bảng dữ liệu(HTML) 23 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

bảng dữ liệu tải về

Link URL