RM0319 datasheet(219/368 Pages) STMICROELECTRONICS

219 / 368 page

RM0319

Asynchronous serial ports (UART)

Doc ID 022640 Rev 3

219/368

16.3

Functional description

This chapter describes the main interfaces of the UART block.

Figure 79 shows the UART block diagram.

Figure 79.

UART block diagram

Note:

Applicable for UART0 - UART1 (only for two modes)

16.3.1

APB Interface

The APB Interface block generates read and write decodes for accesses to control and

status registers (CSRs) as well as to transmit/receive FIFO memories.

16.3.2

The Register Block allows to store data written, or to be read across the APB Interface.

nUARTRST

PCLK

PRESETn

PSEL

PENABLE

PWRITE

PADDR[11:2]

PWDATA[15:0]

PRDATA[15:0]

UARTCLK

APB interface

and register

block

UARTRXDMACLR

UARTTXDMACLR

UARTRXDMASREQ

UARTRXDMABREQ

UARTTXDMASREQ

UARTTXDMABREQ

DMA

Interface

FIFO status

and interrupt

generation

UARTTXINTR

UARTRXINTR

UARTMSINTR

UARTRTINTR

UARTEINTR

UARTINTR

nUARTCTS

nUARTRI

nUARTDSR

nUARTDCD

nUARTDTR

nUARTRTS

nUARTOUT1

nUARTOUT2

16x12

Receive

FIFO

Transmitter

Receiver

UARTTXD

UARTRXD

16x8

Transmit

FIFO

Baud rate

generator

FIFO

flags

Transmit

FIFO

status

Receiv

FIFO

status

Baud rate divisor

Control and status

Baud16

txd[7:0]

rxd[11:0]

Read data[11:0]

Write data[7:0]

Note 1

RM0319 bảng dữ liệu(PDF) 219 Page - STMicroelectronics

RM0319 bảng dữ liệu(HTML) 219 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL