công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AN3427 bảng dữ liệu(PDF) 17 Page - STMicroelectronics

tên linh kiện AN3427
Giải thích chi tiết về linh kiện  Migrating a microcontroller application from STM32F1 to STM32F2 series
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN3427 bảng dữ liệu(HTML) 17 Page - STMicroelectronics

Back Button AN3427 Datasheet HTML 13Page - STMicroelectronics AN3427 Datasheet HTML 14Page - STMicroelectronics AN3427 Datasheet HTML 15Page - STMicroelectronics AN3427 Datasheet HTML 16Page - STMicroelectronics AN3427 Datasheet HTML 17Page - STMicroelectronics AN3427 Datasheet HTML 18Page - STMicroelectronics AN3427 Datasheet HTML 19Page - STMicroelectronics AN3427 Datasheet HTML 20Page - STMicroelectronics AN3427 Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 52 page
background image
AN3427
Peripheral migration
Doc ID 019001 Rev 1
17/52
PLL
– Connectivity line: main PLL
+ 2 PLLs for I2S, Ethernet
and OTG FS clock
– Other product lines: main
PLL
– Main PLL for system, OTG
FS, SDIO and RNG clock
– Dedicated PLL for I2S
clock
There is no change to PLL
enable/disable
RCC_CR[PLLON] and status
flag RCC_CR[PLLRDY].
However, PLL configuration
(clock source selection,
multiplication/division factors)
are different. In F2 series a
dedicated register
RCC_PLLCFGR is used to
configure the PLL parameters.
System clock
source
HSI, HSE or PLL
HSI, HSE or PLL
No change to SW configuration:
– Selection bits
RCC_CFGR[SW]
– Status flag RCC_CFGR[SWS]
System clock
frequency
up to 72 MHz depending on the
product line used
8 MHz after reset using HSI
120 MHz
16 MHz after reset using HSI
For STM32 F2, Flash wait states
must be adapted to the system
frequency depending on the
supply voltage range.
AHB
frequency
up to 72 MHz
up to 120 MHz
No change to SW configuration:
configuration bits
RCC_CFGR[HPRE]
APB1
frequency
up to 36 MHz
up to 30 MHz
No change to SW configuration:
configuration bits
RCC_CFGR[PPRE1].
In F2 series the PPRE1 bits
occupy bits [10:12], instead of
bits [8:10] in F1 series.
APB2
frequency
up to 72 MHz
up to 60 MHz
No change to SW configuration:
configuration bits
RCC_CFGR[PPRE2].
In F2 series the PPRE2 bits
occupy bits[13:15] of the
register, instead of bits [11:13] in
F1 series.
RTC clock
source
LSI, LSE or HSE/128
LSI, LSE or HSE clock
divided by 2 to 31
RTC clock source configuration
is done through the same bits
RCC_BDCR[RTCSEL] and
RCC_BDCR[RTCEN]. However,
in F2 series when HSE is
selected as RTC clock source,
additional bits are used in CFGR
register, RCC_CFGR[RTCPRE],
to select the division factor to be
applied on HSE clock.
Table 4.
RCC differences between STM32 F1 and STM32 F2 series
RCC main
features
STM32 F1 series
STM32 F2 series
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com