TMS470MF06607 datasheet(3/65 Pages) TI1

3 / 65 page

TMS470MF06607

www.ti.com

SPNS157C

– JANUARY 2012

1.2

Description

The TMS470MF06607 device is a member of the Texas Instruments TMS470M family of Automotive

Grade 16/32-bit reduced instruction set computer (RISC) microcontrollers. The TMS470M microcontrollers

offer high performance utilizing the high efficiency ARM Cortex

™-M3 16/32-bit RISC central processing

unit (CPU), resulting in a high instruction throughput while maintaining greater code efficiency.

High-end embedded control applications demand more performance from their controllers while

maintaining low costs. The TMS470M microcontroller architecture offers solutions to these performance

and cost demands while maintaining low power consumption.

The TMS470MF06607 device contains the following:

•

16/32-Bit RISC CPU Core

•

640K-Byte Total Flash with SECDED ECC

– 512K-Byte Program Flash

– 128K- Byte Flash for additional program space or EEPROM Emulation

•

64K-Byte Static RAM (SRAM) with SECDED ECC

•

Real-Time Interrupt Timer (RTI)

•

Vectored Interrupt Module (VIM)

•

Hardware built-in self-test (BIST) checkers for SRAM (MBIST) and CPU (LBIST)

•

64-bit Cyclic Redundancy Checker (CRC)

•

Frequency-Modulated Zero-Pin Phase-Locked Loop (FMzPLL)-Based Clock Module With Prescaler

•

Two Multi-buffered Serial Peripheral Interfaces (MibSPI)

•

Two UARTs (SCI) with Local Interconnect Network Interfaces (LIN)

•

Two CAN Controller (DCAN)

•

High-End Timer (HET)

•

External Clock Prescale (ECP) Module

•

One 16-Channel 10-Bit Multi-Buffered ADC (MibADC)

•

Error Signaling Module (ESM)

•

Four Dedicated General-Purpose I/O (GIO) Pins and 47 (2 of them are muxed with JTAG pins)

Additional Peripheral I/Os (100-Pin Package)

The TMS470M memory includes general-purpose SRAM supporting single-cycle read/write accesses in

byte, half-word, and word modes. The SRAM on the TMS470M devices can be protected by means of

ECC. This feature utilizes a single error correction and double error detection circuit (SECDED circuit) to

detect and optionally correct single bit errors as well as detect all dual bit and some multi-bit errors. This is

achieved by maintaining an 8-bit ECC checksum/code for each 64-bit double-word of memory space in a

separate ECC RAM memory space.

The flash memory on this device is a nonvolatile, electrically erasable and programmable memory. It is

implemented with a 144-bit wide data word (128-bit without ECC) and a 64-bit wide flash module interface.

The flash operates with a system clock frequency of up to 28 MHz. Pipeline mode, which allows linear

prefetching of flash data, enables a system clock of up to 80 MHz.

The enhanced real-time interrupt (RTI) module on the TMS470M devices has the option to be driven by

the oscillator clock. The digital watchdog (DWD) is a 25-bit resetable decrementing counter that provides a

system reset when the watchdog counter expires.

The TMS470M devices have six communication interfaces: two LIN/SCIs, two DCANs and two MibSPIs.

The LIN is the Local Interconnect Network standard and also supports an SCI mode. SCI can be used in a

full-duplex, serial I/O interface intended for asynchronous communication between the CPU and other

peripherals using the standard non-return-to-zero (NRZ) format. The DCAN uses a serial, multimaster

communication protocol that efficiently supports distributed real-time control with robust communication

Features

Submit Documentation Feedback

Product Folder Link(s): TMS470MF06607

TMS470MF06607 bảng dữ liệu(PDF) 3 Page - Texas Instruments

TMS470MF06607 bảng dữ liệu(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

bảng dữ liệu tải về

Link URL