công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TMS470MF06607 bảng dữ liệu(PDF) 29 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện TMS470MF06607
Giải thích chi tiết về linh kiện  16/32-Bit RISC Flash Microcontroller
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

TMS470MF06607 bảng dữ liệu(HTML) 29 Page - Texas Instruments

Back Button TMS470MF06607 Datasheet HTML 25Page - Texas Instruments TMS470MF06607 Datasheet HTML 26Page - Texas Instruments TMS470MF06607 Datasheet HTML 27Page - Texas Instruments TMS470MF06607 Datasheet HTML 28Page - Texas Instruments TMS470MF06607 Datasheet HTML 29Page - Texas Instruments TMS470MF06607 Datasheet HTML 30Page - Texas Instruments TMS470MF06607 Datasheet HTML 31Page - Texas Instruments TMS470MF06607 Datasheet HTML 32Page - Texas Instruments TMS470MF06607 Datasheet HTML 33Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 65 page
background image
TMS470MF06607
www.ti.com
SPNS157C
– JANUARY 2012
3.11.2 MBIST
The TMS470M family supports memory built-in self test (MBIST) of the system and peripheral SRAM. The
MBIST is accessible via the application in order to facilitate memory self test by the application by
enabling the MBIST controllers associated with the specific RAMs to be tested. (For device-specific
MBIST controller assignments, see Table 2-3.)
The MBIST controller:
•
Supports testing of all system and peripheral RAM.
•
Captures the MBIST results in the MBIST status register (MSTFAIL).
•
Supports execution of each Memory BIST controller in parallel (MSINENA).
For MSIENA bit assignments, see Table 2-3
•
Supports execution of each Memory BIST controller individually (MSINENA).
For MSIENA bit assignments, see Table 2-3
The MBIST controller selection is mapped to the MBIST controller/memory initialization enable register
(MSIENA) within the SYS register frame. Each MBIST controller is enabled by setting the corresponding
bit within this register and then enabling memory self-test via the memory self-test global enable within the
global control register (MSTGCR.MSTGENA[3:0]).
The MBIST controllers support execution of the following tests:
•
March13N, background 0
•
March11N, background A
•
Checkerboard and Inverse Checkerboard
•
March13N, background 3, 0F, and 69
•
PMOS Address decoder Algorithm
•
ROM2 algorithm for STC
NOTE
The algorithm to be applied is selectable via the memory self-test global control register algo
selection field (MSTGCR.MBIST_ALGSEL[7:0]).
Copyright
© 2012, Texas Instruments Incorporated
Device Configuration
29
Submit Documentation Feedback
Product Folder Link(s): TMS470MF06607



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com