| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
M95M02-DRMN6TP bảng dữ liệu(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M95M02-DRMN6TP bảng dữ liệu(HTML) 18 Page - STMicroelectronics |
|
18 / 41 page ![]() Instructions M95M02-DR 18/41 DocID18203 Rev 8 Figure 9. Write Disable (WRDI) sequence 6.3 Read Status Register (RDSR) The Read Status Register (RDSR) instruction is used to read the Status Register. The Status Register may be read at any time, even while a Write or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 10. Figure 10. Read Status Register (RDSR) sequence The status and control bits of the Status Register are as follows: 6.3.1 WIP bit The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle. When set to 1, such a cycle is in progress, when reset to 0, no such cycle is in progress. C D AI03750D S Q 2 1 34567 High Impedance 0 Instruction C D S 2 1 3456789 10 11 12 13 14 15 Instruction 0 AI02031E Q 7 6543210 Status Register Out High Impedance MSB 7 6543210 Status Register Out MSB 7 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |