LCMXO2-640ZE-1TG100C datasheet(42/106 Pages) LATTICE

42 / 106 page

3-3

DC and Switching Characteristics

MachXO2 Family Data Sheet

DC Electrical Characteristics

Over Recommended Operating Conditions

Symbol

Parameter

Condition

Min.

Typ.

Max.

Units

IIL, IIH

1, 4

Input or I/O Leakage

Clamp OFF and VCCIO < VIN < VIH (MAX)

—

+175

µA

Clamp OFF and VIN = VCCIO

-10

—

µA

Clamp OFF and VCCIO - 0.97V < VIN <

VCCIO

-175

——

µA

Clamp OFF and 0V < VIN < VCCIO - 0.97V

—

µA

Clamp OFF and VIN = GND

—

µA

Clamp ON and 0V < VIN < VCCIO

——

µA

IPU

I/O Active Pull-up Current

0 < VIN < 0.7 VCCIO

-30

—

-309

µA

IPD

I/O Active Pull-down

Current

VIL (MAX) < VIN < VCCIO

—

305

µA

IBHLS

Bus Hold Low sustaining

current

VIN = VIL (MAX)

——

µA

IBHHS

Bus Hold High sustaining

current

VIN = 0.7VCCIO

-30

—

µA

IBHLO

Bus Hold Low Overdrive

current

 V

IN VCCIO

—

305

µA

IBHHO

Bus Hold High Overdrive

current

 V

IN VCCIO

—

-309

µA

VBHT

Bus Hold Trip Points

VIL

(MAX)

—

VIH

(MIN)

I/O Capacitance

VCCIO = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V,

VCC = Typ., VIO = 0 to VIH (MAX)

359

Dedicated Input

Capacitance

VCCIO = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V,

VCC = Typ., VIO = 0 to VIH (MAX)

35.5

VHYST

Hysteresis for Schmitt

Trigger Inputs

VCCIO = 3.3V, Hysteresis = Large

—

450

—

VCCIO = 2.5V, Hysteresis = Large

—

250

—

VCCIO = 1.8V, Hysteresis = Large

—

125

—

VCCIO = 1.5V, Hysteresis = Large

—

100

—

VCCIO = 3.3V, Hysteresis = Small

—

250

—

VCCIO = 2.5V, Hysteresis = Small

—

150

—

VCCIO = 1.8V, Hysteresis = Small

—

VCCIO = 1.5V, Hysteresis = Small

—

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured

with the output driver active. Bus maintenance circuits are disabled.

2. TA 25°C, f = 1.0MHz.

3. Please refer to VIL and VIH in the sysIO Single-Ended DC Electrical Characteristics table of this document.

4. When VIH is higher than VCCIO, a transient current typically of 30ns in duration or less with a peak current of 6mA can occur on the high-to-

low transition. For true LVDS output pins in MachXO2-640U, MachXO2-1200/U and larger devices, VIH must be less than or equal to VCCIO.

5. With bus keeper circuit turned on. For more details, refer to TN1202, MachXO2 sysIO Usage Guide.

LCMXO2-640ZE-1TG100C bảng dữ liệu(PDF) 42 Page - Lattice Semiconductor

LCMXO2-640ZE-1TG100C bảng dữ liệu(HTML) 42 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL