LCMXO2-640ZE-1TG100C datasheet(41/106 Pages) LATTICE

41 / 106 page

3-2

DC and Switching Characteristics

MachXO2 Family Data Sheet

Power-On-Reset Voltage Levels

1, 2, 3, 4

Programming/Erase Specifications

Hot Socketing Specifications

1, 2, 3

ESD Performance

Please refer to the MachXO2 Product Family Qualification Summary for complete qualification data, including ESD

performance.

Symbol

Parameter

Min.

Typ.

Max.

Units

VPORUP

Power-On-Reset ramp up trip point (band gap based circuit

monitoring VCCINT and VCCIO)

0.9

—

1.06

VPORUPEXT

Power-On-Reset ramp up trip point (band gap based circuit

monitoring external VCC power supply)

1.5

—

2.1

VPORDNBG

Power-On-Reset ramp down trip point (band gap based circuit

monitoring VCCINT)

—

0.93

VPORDNSRAM

Power-On-Reset ramp down trip point (SRAM based circuit

monitoring VCCINT)

—0.6

—

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under rec-

ommended operating conditions.

2. For devices without voltage regulators VCCINT is the same as the VCC supply voltage. For devices with voltage regulators, VCCINT is regu-

lated from the VCC supply voltage.

3. Note that VPORUP (min.) and VPORDNBG (max.) are in different process corners. For any given process corner VPORDNBG (max.) is always

12.0mV below VPORUP (min.).

4. VPORUPEXT is for HC devices only. In these devices a separate POR circuit monitors the external VCC power supply.

Symbol

Parameter

Min.

Max.

Units

NPROGCYC

Flash Programming cycles per tRETENTION

—

10,000

Cycles

Flash functional programming cycles

—

100,000

tRETENTION

Data retention at 100°C junction temperature

—

Years

Data retention at 85°C junction temperature

—

1. Maximum Flash memory reads are limited to 7.5E13 cycles over the lifetime of the product.

Symbol

Parameter

Condition

Max.

Units

IDK

Input or I/O leakage Current

0 < VIN < VIH (MAX)

+/-1000

µA

1. Insensitive to sequence of VCC and VCCIO. However, assumes monotonic rise/fall rates for VCC and VCCIO.

2. 0 < VCC < VCC (MAX), 0 < VCCIO < VCCIO (MAX).

3. IDK is additive to IPU, IPD or IBH.

LCMXO2-640ZE-1TG100C bảng dữ liệu(PDF) 41 Page - Lattice Semiconductor

LCMXO2-640ZE-1TG100C bảng dữ liệu(HTML) 41 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL