MAC7200 datasheet(288/976 Pages) FREESCALE

288 / 976 page

The SPP DMA Controller Module (SPP_DMA2)

MAC7200 Microcontroller Family Reference Manual, Rev. 2

210

Freescale Semiconductor

12.2.4.1.2

DMA Error Status (DMAES)

The DMAES register provides information concerning the last recorded channel error. Channel errors can

be caused by a configuration error (an illegal setting in the transfer control descriptor or an illegal priority

A configuration error is caused when the starting source or destination address, source or destination

offsets, minor loop byte count and the transfer size represent an inconsistent state. The addresses and

offsets must be aligned on 0-modulo-transfer_size boundaries, and the minor loop byte count must be a

multiple of the source and destination transfer sizes. All source reads and destination writes must be

configured to the natural boundary of the programmed transfer size respectively. In fixed arbitration mode,

a configuration error is caused by any two channel priorities being equal. All channel priority levels must

be unique when fixed arbitration mode is enabled. If a scatter/gather operation is enabled upon channel

completion, a configuration error is reported if the scatter/gather address (dlast_sga) is not aligned on a

000000000000000

Reset

9876543210

0000000000000

Reset

= Unimplemented

Figure 12-2. DMA Control Register (DMACR)

Table 12-5. DMACR Field Descriptions

Field

Description

31–3

Reserved, should be cleared.

ERCA

Enable Round Robin Channel Arbitration.

0 Fixed priority arbitration is used for channel selection.

1 Round robin arbitration is used for channel selection.

EDBG

Enable Debug.

0 The assertion of the ipg_debug input is ignored.

1 The assertion of the ipg_debug input causes the DMA to stall the start of a new channel. Executing channels are

allowed to complete. Channel execution will resume when either the ipg_debug input is negated or the EDBG bit

is cleared.

EBW

Enable Buffered Writes.

0 The bufferable write signal (hprot[2]) is not asserted during AMBA AHB writes.

1 The bufferable write signal (hprot[2]) is asserted on all AMBA AHB writes except for the last write sequence.

MAC7200 bảng dữ liệu(PDF) 288 Page - Freescale Semiconductor, Inc

MAC7200 bảng dữ liệu(HTML) 288 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL