AD9148BPCZ datasheet(37/73 Pages) AD

37 / 73 page

Preliminary Technical Data

AD9148

Rev. PrA | Page 37 of 73

Addr

(Hex)

Bit

Name

Function

Default

SED Control/Status

SED compare enable Enables the SED circuitry.

Port B error

detected

Status of last compare on Port B.

Port A error

detected

Status of last compare on Port A.

Auto-clear enable

Enables the auto reset after eight valid sample sets.

Port B compare

failed

Fail status determined for last sample set on Port B.

Port A compare

failed

Fail status determined for last sample set on Port A.

Compare passed

Pass status determined for last sample set.

SED_R_L

7:0

SED Status Rising

Edge Samples[7:0]

SED Status Rising Edge Samples[15:0] indicate which bits

were received in error.

Read-

only

Set DAC SPI select = 0 to read back errors on Port A.

Set DAC SPI select = 1 to read back errors on Port B.

SED_R_H

7:0

SED Status Rising

Edge Samples[15:8]

SED Status Rising Edge Samples[15:0] indicate which bits

were received in error.

Read-

only

Set DAC SPI select = 0 to read back errors on Port A.

Set DAC SPI select = 1 to read back errors on Port B.

SED_F_L

7:0

SED Status Falling

Edge Samples[7:0]

SED Status Falling Edge Samples[15:0] indicate which bits

were received in error.

Read-

only

Set DAC SPI select = 0 to read back errors on Port A.

Set DAC SPI select = 1 to read back errors on Port B.

SED_F_H

7:0

SED Status Falling

Edge Samples[15:8]

SED Status Falling Edge Samples[15:0] indicate which bits

were received in error.

Read-

only

Set DAC SPI select = 0 to read back errors on Port A.

Set DAC SPI select = 1 to read back errors on Port B.

I Gain Control

7:0

IGain[7:0]

IGain[7:0] is a value that directly scales the samples written to

the IDAC. The bit weighting is MSB = 21 and LSB = 2−6, which

yields a multiplier range of 0 to 3.984375.

Set DAC SPI select = 0 to configure DAC 1 path.

Set DAC SPI select = 1 to configure DAC 3 path.

Q Gain Control

7:0

QGain[7:0]

QGain[7:0] is a value that directly scales the samples written

to the QDAC. The bit weighting is MSB = 21 and LSB = 2−6,

which yields a multiplier range of 0 to 3.984375.

Set DAC SPI select = 0 to configure DAC 2 path.

Set DAC SPI select = 1 to configure DAC 4 path.

AD9148BPCZ bảng dữ liệu(PDF) 37 Page - Analog Devices

AD9148BPCZ bảng dữ liệu(HTML) 37 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

bảng dữ liệu tải về

Link URL