công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

EP910 bảng dữ liệu(PDF) 3 Page - Altera Corporation

tên linh kiện EP910
Giải thích chi tiết về linh kiện  The Altera Classic device family offers a solution to high-speed, lowpower logic integration. Fabricated on advanced CMOS technology
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ALTERA [Altera Corporation]
Trang chủ  http://www.altera.com
Logo ALTERA - Altera Corporation

EP910 bảng dữ liệu(HTML) 3 Page - Altera Corporation

  EP910 Datasheet HTML 1Page - Altera Corporation EP910 Datasheet HTML 2Page - Altera Corporation EP910 Datasheet HTML 3Page - Altera Corporation EP910 Datasheet HTML 4Page - Altera Corporation EP910 Datasheet HTML 5Page - Altera Corporation EP910 Datasheet HTML 6Page - Altera Corporation EP910 Datasheet HTML 7Page - Altera Corporation EP910 Datasheet HTML 8Page - Altera Corporation EP910 Datasheet HTML 9Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 42 page
background image
Altera Corporation
747
Classic EPLD Family Data Sheet
f For more information, see the MAX+PLUS II Programmable Logic
Development System & Software Data Sheet.
Functional
Description
The Classic architecture includes the following elements:
s
Macrocells
s
Programmable registers
s
Output enable/clock select
s
Feedback select
Macrocells
Classic macrocells, shown in Figure 1, can be individually configured for
both sequential and combinatorial logic operation. Eight product terms
form a programmable-AND array that feeds an OR gate for combinatorial
logic implementation. An additional product term is used for
asynchronous clear control of the internal register; another product term
implements either an output enable or a logic-array-generated clock.
Inputs to the programmable-AND array come from both the true and
complement signals of the dedicated inputs, feedbacks from I/O pins that
are configured as inputs, and feedbacks from macrocell outputs. Signals
from dedicated inputs are globally routed and can feed the inputs of all
device macrocells. The feedback multiplexer controls the routing of
feedback signals from macrocells and from I/O pins. For additional
information on feedback select configurations, see Figure 3 on page 749.
Figure 1. Classic Device Macrocell
To Logic Array
Output Enable/Clock Select
Global
Clock
OE
CLK
Programmable
Register
Input, I/O, and
Macrocell
Feedbacks
Logic Array
Feedback
Select
CLR
Q
Asynchronous Clear
VCC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com