công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

EP910 bảng dữ liệu(PDF) 21 Page - Altera Corporation

tên linh kiện EP910
Giải thích chi tiết về linh kiện  The Altera Classic device family offers a solution to high-speed, lowpower logic integration. Fabricated on advanced CMOS technology
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ALTERA [Altera Corporation]
Trang chủ  http://www.altera.com
Logo ALTERA - Altera Corporation

EP910 bảng dữ liệu(HTML) 21 Page - Altera Corporation

Back Button EP910 Datasheet HTML 17Page - Altera Corporation EP910 Datasheet HTML 18Page - Altera Corporation EP910 Datasheet HTML 19Page - Altera Corporation EP910 Datasheet HTML 20Page - Altera Corporation EP910 Datasheet HTML 21Page - Altera Corporation EP910 Datasheet HTML 22Page - Altera Corporation EP910 Datasheet HTML 23Page - Altera Corporation EP910 Datasheet HTML 24Page - Altera Corporation EP910 Datasheet HTML 25Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 42 page
background image
Altera Corporation
765
Classic EPLD Family Data Sheet
Notes to tables:
(1)
These values are specified in Table 3 on page 758.
(2)
See Application Note 78 (Understanding MAX 5000 & Classic Timing) in this data book for more information on Classic
timing parameters.
(3)
The non-Turbo adder must be added to this parameter when the Turbo Bit option is off.
(4)
Sample-tested only for an output change of 500 mV.
(5)
The fMAX values represent the highest frequency for pipelined data.
(6)
Measured with a device programmed as a 16-bit counter.
(7)
Sample-tested only. This parameter is a guideline based on extensive device characterization. This parameter
applies for both global and array clocking.
Table 13. EP610 Internal Timing Parameters
Symbol
Parameter
Conditions
EP610I-10
EP610I-12
EP610I-15
Unit
Min
Max
Min
Max
Min
Max
tIN
Input pad and buffer delay
1.5
4.0
4.0
ns
tIO
I/O input pad and buffer delay
0.0
0.0
0.0
ns
tLAD
Logic array delay
5.5
6.0
9.0
ns
tOD
Output buffer and pad delay
C1 = 35 pF
3.0
2.0
2.0
ns
tZX
Output buffer enable delay
C1 = 35 pF
8.0
5.0
6.0
ns
tXZ
Output buffer disable delay
C1 = 5 pF
6.0
5.0
6.0
ns
tSU
Register setup time
3.5
5.0
5.0
ns
tH
Register hold time
3.5
4.0
7.0
ns
tIC
Array clock delay
7.5
8.0
10.0
ns
tICS
Global clock delay
2.0
2.0
2.0
ns
tFD
Feedback delay
1.0
1.0
1.0
ns
tCLR
Register clear time
8.5
9.0
12.0
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com