7733 datasheet(244/940 Pages) RENESAS

244 / 940 page

SERIAL I/O

7733 Group User’s Manual

8–41

8.3 Clock synchronous serial I/O mode

1 / fEXT

(Note) RTSi

CLKi

RxDi

“H”

“L”

“0”

“1”

“0”

“1”

“0”

“1”

“0”

“1”

“0”

“1”

D0 D1 D2 D3 D4 D5 D6 D7

D1 D2

D3 D4

Dummy data is set in UARTi transmission buffer register.

Transmit enable bit

Transmission buffer

empty flag

Receive completion flag

Receive enable bit

Received data is taken in.

UARTi transmission register

← UARTi transmission buffer register

UARTi receive buffer register is read out.

The above timing diagram is applied when

the following conditions are satisfied:

External clock is selected.

RTS

function is selected.

CLK polarity selection bit = “0.”

fEXT: Frequency of external clock

When the CLKi pin’s input level is “H,” satisfy the

following conditions:

Transmit enable bit

→ “1”

Receive enable bit

→ “1”

Writing of dummy data to UARTi transmission

buffer register

UARTi receive register

→ UARTi receive buffer register

UARTi receive

interrupt request bit

Cleared to “0” when an interrupt request is accepted; otherwise,

cleared by software.

Note: The RTSi output function is not assigned for UART2.

Fig. 8.3.15 Example of receive timing (when external clock is selected)

7733 bảng dữ liệu(PDF) 244 Page - Renesas Technology Corp

7733 bảng dữ liệu(HTML) 244 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL