M16CSLASH62 datasheet(159/615 Pages) RENESAS

159 / 615 page

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

UART2 Special Mode Register

1-140

1. Bus collision detect sampling clock select bit (Bit 4 of the UART2 special mode register)

0: Rising edges of the transfer clock

CLK

Timer A0

1: Timer A0 overflow

2. Auto clear function select bit of transmt enable bit (Bit 5 of the UART2 special mode register)

CLK

TxD/RxD

Bus collision

detect interrupt

request bit

Transmit

enable bit

3. Transmit start condition select bit (Bit 6 of the UART2 special mode register)

CLK

TxD

Enabling transmission

CLK

TxD

RxD

With "1: falling edge of RxD2" selected

0: In normal state

TxD/RxD

Figure 1.16.28. Some other functions added

Some other functions added are explained here. Figure 1.16.28 shows their workings.

Bit 4 of the UART2 special mode register is used as the bus collision detect sampling clock select bit. The

bus collision detect interrupt occurs when the RXD2 level and TXD2 level do not match, but the nonconfor-

mity is detected in synchronization with the rising edge of the transfer clock signal if the bit is set to “0”. If

this bit is set to “1”, the nonconformity is detected at the timing of the overflow of timer A0 rather than at

the rising edge of the transfer clock.

Bit 5 of the UART2 special mode register is used as the auto clear function select bit of transmit enable

bit. Setting this bit to “1” automatically resets the transmit enable bit to “0” when “1” is set in the bus

collision detect interrupt request bit (nonconformity).

Bit 6 of the UART2 special mode register is used as the transmit start condition select bit. Setting this bit

to “1” starts the TxD transmission in synchronization with the falling edge of the RxD terminal.

M16C/62 bảng dữ liệu(PDF) 159 Page - Renesas Technology Corp