M16CSLASH62 datasheet(84/615 Pages) RENESAS

84 / 615 page

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Precautions for Interrupts

1-65

______

Figure 1.11.13. Switching condition of INT interrupt request

Set the interrupt priority level to level 0

(Disable INTi interrupt)

Set the polarity select bit

Clear the interrupt request bit to “0”

Set the interrupt priority level to level 1 to 7

(Enable the accepting of INTi interrupt request)

Clear the interrupt enable flag to “0”

(Disable interrupt)

Set the interrupt enable flag to “1”

(Enable interrupt)

Note: Execute the setting above individually. Don't execute two or

more settings at once(by one instruction).

Example 1:

INT_SWITCH1:

FCLR

; Disable interrupts.

AND.B

#00h, 0055h

; Clear TA0IC int. priority level and int. request bit.

NOP

; Four NOP instructions are required when using HOLD function.

NOP

FSET

; Enable interrupts.

Example 2:

INT_SWITCH2:

FCLR

; Disable interrupts.

AND.B

#00h, 0055h

; Clear TA0IC int. priority level and int. request bit.

MOV.W MEM, R0

; Dummy read.

FSET

; Enable interrupts.

Example 3:

INT_SWITCH3:

PUSHC FLG

; Push Flag register onto stack

FCLR

; Disable interrupts.

AND.B

#00h, 0055h

; Clear TA0IC int. priority level and int. request bit.

POPC

FLG

; Enable interrupts.

The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted

before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the

interrupt control register is rewritten due to effects of the instruction queue.

(5) Rewrite the interrupt control register

• To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for

that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after

the interrupt is disabled. The program examples are described as follow:

• When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the

interrupt request bit is not set sometimes even if the interrupt request for that register has been gener-

ated. This will depend on the instruction. If this creates problems, use the below instructions to change

the register.

Instructions : AND, OR, BCLR, BSET

M16C/62 bảng dữ liệu(PDF) 84 Page - Renesas Technology Corp

M16C/62 bảng dữ liệu(HTML) 84 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL