M16CSLASH62 datasheet(59/615 Pages) RENESAS

59 / 615 page

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Clock Generating Circuit

1-40

Memory expansion mode

Single-chip mode

Microprocessor mode

_______

Address bus, data bus, CS0 to CS3,

Retains status before stop mode

________

BHE

_____

______

________

_________

RD, WR, WRL, WRH

“H”

__________

HLDA, BCLK

“H”

ALE

“H”

Port

Retains status before stop mode Retains status before stop mode

CLKOUT

When fc selected

Valid only in single-chip mode

“H”

When f8, f32 selected

Valid only in single-chip mode

Retains status before stop mode

Table 1.10.2. Port status during stop mode

Clock Output

In single-chip mode, the clock output function select bits (bits 0 and 1 at address 000616) enable f8, f32, or

fc to be output from the P57/CLKOUT pin. When the WAIT peripheral function clock stop bit (bit 2 at address

000616) is set to “1”, the output of f8 and f32 stops when a WAIT instruction is executed.

Stop Mode

Writing “1” to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcom-

puter enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC re-

mains above 2V.

Because the oscillation , BCLK, f1 to f32, f1SIO2 to f32SIO2, fC, fC32, and fAD stops in stop mode, peripheral

functions such as the A-D converter and watchdog timer do not function. However, timer A and timer B

operate provided that the event counter mode is set to an external pulse, and UARTi(i = 0 to 2), SI/O3,4

functions provided an external clock is selected. Table 1.10.2 shows the status of the ports in stop mode.

Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop mode,

that interrupt must first have been enabled, and the priority level of the interrupt which is not used to cancel

must have been changed to 0. If returning by an interrupt, that interrupt routine is executed. If only a

_______

hardware reset or an NMI interrupt is used to cancel stop mode, change the priority level of all interrupt to

0, then shift to stop mode.

When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock division

select bit 0 (bit 6 at address 000616) is set to “1”. When shifting from low-speed/low power dissipation mode

to stop mode, the value before stop mode is retained.

M16C/62 bảng dữ liệu(PDF) 59 Page - Renesas Technology Corp

M16C/62 bảng dữ liệu(HTML) 59 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL