7643 datasheet(168/424 Pages) RENESAS

168 / 424 page

Rev.2.00

Aug 28, 2006

page 47 of 202

7643 Group

REJ09B0133-0200

APPLICATION

2.4 UART

2.4.5 Operation of transmitting and receiving

(1) Transmit operation

•The transmit buffer empty flag (TBE) is set to “0” when the low-order byte of transmitted data is

written into the UART transmit buffer register 1 in the condition of transmission enabled. When

using 9-bit character length, set the data into the UART transmit buffer register 2 (high-order

byte) first before the UART transmit buffer register 1 (low-order byte).

•If the transmit shift register is empty in the condition of CTS function disabled, the transmitted

data which is written into the UART transmit buffer register 1 will be transferred to the transmit

shift register at the same time. When the TBE flag becomes “1”, the following data can be set

to the UART transmit buffer. At this point, the UART transmit interrupt request occurs when the

transmit interrupt source select bit (TIS) is “0”.

•When the CTS function is enabled, the transmitted data is not transferred to the transmit shift

•The data is transmitted with the LSB first format. Once the transmission starts, it continues until

the last bit has been transmitted even though clearing the transmit enable bit (TEN) to “0”

(disabled) or inputting “H” to the CTS pin.

•After completion of the last bit transmitting, if the TBE flag is “1”, or the TEN bit is “0” (disabled)

or “H” is input to the CTS pin, the transmit complete flag (TCM) goes to “1”. At this point, the

UART transmit interrupt request occurs when the TIS bit is “1”.

(2) Receive operation

•The data is received with the LSB first format in the condition of reception enabled.

•When the stop bit is detected, the received data is transferred from the receive shift register to

the UART receive buffer register. At the same time, if there is no error, the receive buffer full flag

(RBF) is set to “1” and the UART receive buffer full interrupt request occurs.

•If receive errors occur, the corresponding error flags of UART status register are set to “1” and

the UART summing error interrupt request occurs.

•The receive buffer full flag (RBF) is set to “0” when the contents of UART receive buffer register

1 is read out. Then when the RTS function is disabled, the following data can be received.

When using 9-bit character length, read the data from the UART receive buffer register 2 (high-

order byte) first before the UART receive buffer register 1 (low-order byte).

•When the RTS function is enabled, the RTS assertion delay count is specified by the UART RTS

control register. The delay time from the reception of the last stop bit to the start bit is selectable.

The RTS pin (P87/RTS) outputs “H” during the delayed time. After that, the RTS pin outputs “L”

and a reception is enabled.

•If the start bit is detected in the term of “H” assertion of RTS, its assertion count is suspended

and the RTS pin remains “H” output. After receiving the last stop bit, the count is resumed.

7643 bảng dữ liệu(PDF) 168 Page - Renesas Technology Corp

7643 bảng dữ liệu(HTML) 168 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL