7643 datasheet(38/424 Pages) RENESAS

38 / 424 page

Rev.2.00

Aug 28, 2006

page 21 of 103

7643 Group

REJ09B0133-0200

OVERVIEW

INTERRUPTS

There are fourteen interrupt sources: three externals, ten internals,

and one software.

Interrupt Control

Each interrupt except the BRK instruction interrupt has both an Inter-

rupt Request Bit and an Interrupt Enable Bit, and is controlled by the

Interrupt Disable Flag (I). An interrupt occurs if the corresponding

Interrupt Request and Enable Bits are “1” and the Interrupt Disable

Flag is “0”.

Interrupt Enable Bits can be set or cleared by software. Interrupt Re-

quest Bits can be cleared by software, but cannot be set by software.

Additionally, an active edge of INT0 and INT1 can be selected by

using the interrupt polarity select register (address 001116).

The BRK instruction interrupt and reset cannot be disabled with any

flag or bit. The I Flag disables all interrupts except the BRK instruc-

tion interrupt and reset. If several interrupts requests occur at the

same time, the interrupt with the highest priority is accepted first.

Interrupt Operation

When an interrupt request occurs, the following operations are auto-

matically performed:

1. The processing being executed is stopped.

2. The contents of the program counter and processor status reg-

ister are automatically pushed onto the stack.

3. The Interrupt Disable Flag is set and the corresponding in-

terrupt request bit is cleared.

4. The interrupt jump destination address is read from the vector

table into the program counter.

sNotes

When setting the followings, the interrupt request bit may be set to

“1”.

•When setting external interrupt active edge

Related register: Interrupt polarity select register (address 001116)

When not requiring for the interrupt occurrence synchronized with

these setting, take the following sequence.

➀Set the corresponding Interrupt Enable Bit to “0” (disabled).

➁Set the Interrupt Polarity Select Bit (Active Edge Switch Bit).

➂Set the corresponding Interrupt Request Bit to “0” after 1 or more

instructions have been executed.

➃Set the corresponding Interrupt Enable Bit to “1” (enabled).

Fig. 16 Interrupt control

Interrupt request bit

Interrupt enable bit

Interrupt disable flag (I)

BRK instruction

Reset

Interrupt request

FUNCTIONAL DESCRIPTION

7643 bảng dữ liệu(PDF) 38 Page - Renesas Technology Corp

7643 bảng dữ liệu(HTML) 38 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL