HD64F2149YV datasheet(306/1075 Pages) RENESAS

306 / 1075 page

Section 8 I/O Ports

Rev. 3.00 Jan 18, 2006 page 278 of 1044

REJ09B0280-0300

Port G Data Direction Register (PGDDR)

Bit

6543

210

PG7DDR PG6DDR PG5DDR PG4DDR PG3DDR PG2DDR PG1DDR PG0DDR

Initial value

0000

000

Read/Write

WWWW

WWW

PGDDR is an 8-bit write-only register, the individual bits of which select input or output for the

pins of port G. PGDDR is at the same address as PGPIN, and if read, will return the port G pin

states.

Setting a PGDDR bit to 1 makes the corresponding pins on port G an output pin, while clearing

the bit to 0 makes the pin an input pin.

PGDDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in

software standby mode.

Port G Output Data Register (PGODR)

Bit

6543

210

PG7ODR PG6ODR PG5ODR PG4ODR PG3ODR PG2ODR PG1ODR PG0ODR

Initial value

0000

000

Read/Write

R/W

PGODR is an 8-bit read/write register that stores output data for the pins on port G (PG7 to PG0).

PGODR can always be read from or written to, regardless of the PGDDR settings.

PGODR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in

software standby mode.

Port G Input Data Register (PGPIN)

Bit

6543

210

PG7PIN

PG6PIN

PG5PIN

PG4PIN

PG3PIN

PG2PIN

PG1PIN

PG0PIN

Initial value

—*

Read/Write

RRRR

RRR

Note:

Determined by the state of pins PG7 to PG0.

Reading PGPIN always returns the pin states.

HD64F2149YV bảng dữ liệu(PDF) 306 Page - Renesas Technology Corp

HD64F2149YV bảng dữ liệu(HTML) 306 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL