công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

HD64F2149YV bảng dữ liệu(PDF) 989 Page - Renesas Technology Corp

tên linh kiện HD64F2149YV
Giải thích chi tiết về linh kiện  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2149YV bảng dữ liệu(HTML) 989 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 985Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 986Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 987Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 988Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 989Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 990Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 991Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 992Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 993Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 989 / 1075 page
background image
Appendix B Internal I/O Registers
Rev. 3.00 Jan 18, 2006 page 961 of 1044
REJ09B0280-0300
STCR—Serial Timer Control Register
H'FFC3
System
7
IICS
0
R/W
6
IICX1
0
R/W
5
IICX0
0
R/W
4
IICE
0
R/W
3
FLSHE
0
R/W
0
ICKS0
0
R/W
2
—
0
R/W
1
ICKS1
0
R/W
Bit
Initial value
Read/Write
Notes: 1.
2.
Internal Clock Source
Select*1
Reserved bit
Flash memory control register enable
0
Flash memory control register not selected
1
Flash memory control register selected
I2C master enable
0
CPU access to SCI0, SCI1, and SCI2 control
registers is enabled
1
CPU access to I2C bus interface data, PWMX and
control registers is enabled
0
PA7 to PA4 are normal I/O pins
1
PA7 to PA4 are I/O pins with bus driving capability
I2C transfer select 1 and 0*2
I2C extra buffer select
Used for 8-bit timer input clock selection. For details, see section 12.2.4, Timer
Control Register (TCR).
Used for I2C bus interface transfer clock selection. For details, see section 16.2.4,
I2C Bus Mode Register (ICMR).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com