M16CSLASH29 datasheet(295/499 Pages) RENESAS

295 / 499 page

16. MULTI-MASTER I2C bus INTERFACE

page 271

16.5.7 Bit 6: Communication Mode Select Bit (Transfer Direction Select Bit: TRX)

This TRX bit decides a transfer direction for data communication. When the TRX bit is set to 0, receive

mode is entered and data is received from a transmit device. When the TRX bit is set to 1, transmit mode

is entered, and address data and control data are output to the SDAMM, synchronized with a clock gener-

ated in the SCLMM.

The TRX bit is set to 1 automatically in the following condition:

•In slave mode, when the ALS in the S1D0 register to 0(addressing format), the AAS flag is set to

___

1 (address match) after the address data is received, and the received R/W bit is set to 1

The TRX bit is set to 0 in one of the following conditions:

•When an arbitration lost is detected

•When a STOP condition is detected

•When a START condition is detected

•When a START condition is disabled by the START condition duplicate protect function (1)

•When the MST bit in the S10 register is set to 0(slave mode) and a start condition is detected

•When the MST bit is set to 0 and the ACK non-return is detected

•When the ES0 bit is set to 0(I2C bus interface disabled)

•When the IHR bit in the S1D0 register is set to 1(reset)

16.5.8 Bit 7: Communication mode select bit (master/slave select bit: MST)

The MST bit selects either master mode or slave mode for data communication. When the MST bit is set

to 0, slave mode is entered and the START/STOP condition generated by a master device are received.

The data communication is synchronized with the clock generted by the master. When the MST bit is set

to 1, master mode is entered and the START/STOP condition is generated.

Additionally, clocks required for the data communication are generated on the SCLMM.

The MST bit is set to 0 in one of the following conditions.

•After 1-byte data of a master whose arbtration is lost if arbitration lost is detected

•When a STOP condition is detected

•When a START condition is detected

•When a start condition is disabled by the START condition duplicate protect function (1)

•When the IHR bit in the S1D0 register is set to 1(reset)

•When the ES0 bit is set to 0(I2C bus interface disabled)

NOTE:

1. START condition duplicate protect function:

When the START condition is generated, after confirming that the BB flag in the S1D0 register is

set to 0 (bus free), all the MST, TRX and BB flags are set to 1 at the same time. However, if the

BB flag is set to 1 immediately after the BB flag setting is confirmed because a START condition

is generated by other master device, bits MST and TRX cannot be written. The duplicate protect

function is valid from the rising edge of the BB flag until slave address is received. Refer to 16.9

START Condition Generation Method

for details.

M16C/29 bảng dữ liệu(PDF) 295 Page - Renesas Technology Corp

M16C/29 bảng dữ liệu(HTML) 295 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL