M32C83T datasheet(120/527 Pages) RENESAS

120 / 527 page

Page 97

10. Interrupts

)

(

Figure 10.4 Interrupt Control Register (2)

10.6.2.1 ILVL2 to ILVL0 Bits

The ILVL2 to ILVL0 bits determines the interrupt priority level. The higher the interrupt priority level,

the higher interrupt priority is.

When an interrupt request is generated, its interrupt priority level is compared to IPL. This interrupt is

acknowledged only when its interrupt priority level is higher than IPL. When the ILVL2 to ILVL0 bits

are set to "0002" (level 0), this interrupt is ignored.

10.6.2.2 IR Bit

The IR bit is automatically set to "1" (interrupt requested) when an interrupt request is generated. The

IR bit is automatically set to "0" (no interrupt requested) after an interrupt request is acknowledged and

the program in the corresponding interrupt vector is executed.

The IR bit can be set to "0" by program. Do not set to "1".

Interrupt Control Register

After Reset

XX00 X0002

Address

009E16, 007E16, 009C16

007C16, 009A16, 007A16

Symbol

INT0IC to INT2IC

INT3IC to INT5IC(1)

ILVL0

ILVL1

ILVL2

Interrupt Priority Level

Select Bit

POL

LVS

(b7 - b6)

Interrupt Request Bit

Polarity Switch Bit

Level Sensitive/Edge

Sensitive Switch Bit

0 : Requests no interrupt

1 : Requests an interrupt(2)

0 : Selects falling edge or "L"(3)

1 : Selects rising edge or "H"

0 : Edge sensitive

1 : Level sensitive(4)

Nothing is assigned. When write, set to "0".

When read, its content is indeterminate.

0 0 0 : Level 0

(interrupt disabled)

0 0 1 : Level 1

0 1 0 : Level 2

0 1 1 : Level 3

1 0 0 : Level 4

1 0 1 : Level 5

1 1 0 : Level 6

1 1 1 : Level 7

b2 b1 b0

Bit Name

Function

Bit

Symbol

NOTES:

1. When the 16-bit data bus is used in microprocessor or memory expansion mode, each pin for the

INT3 to INT5 bits is used as the data bus. Set the ILVL2 to ILVL0 bits in the INT3IC, INT4IC and

INT5IC registers to "0002".

2. The IR bit can be set to "0" only (do not set to "1").

3. Set the POL bit to "0" when a corresponding bit in the IFSR register is set to "1" (both edges).

4. When setting the LVS bit to "1", set a bit corresponding to the IFSR register to "0" (one edge).

M32C83T bảng dữ liệu(PDF) 120 Page - Renesas Technology Corp

M32C83T bảng dữ liệu(HTML) 120 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL