M32C83T datasheet(96/527 Pages) RENESAS

tên linh kiện	M32C83T

Giải thích chi tiết về linh kiện	16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES

PDF	527 Pages

Scroll/Zoom	100%

nhà sản xuất	RENESAS [Renesas Technology Corp]

Trang chủ	http://www.renesas.com

Logo

96 / 527 page

Page 73

8. Clock Generation Circuit

)

(

PLC11

(b0)

(b3)

(b7 - b4)

PLC12

Function

PLL Control Register 1(1, 2)

PLL Clock Division

Enable Bit(3)

Reserved Bit

0 : Disables the PLL clock to be divided

1 : Enables the PLL clock to be divided

0 : Divide-by-2

1 : Divide-by-3

Set to "0"

PLL Clock Division

Switch Bit(4)

Bit Name

Bit

Symbol

Address

After Reset

PLC1

037716

XXXX 00002

Reserved Bit

Set to "0"

NOTES:

1. Rewrite the PLC1 register after the PRC0 bit in the PRCR register is set to "1" (write enable).

2. Rewrite the PLC1 register after the CM17 bit in the CM1 register is set to "0" (main clock) .

3. When the CM21 bit in the CM2 register is set to "0" (clock selected by the CM17 bit), if the PLC11 bit

is set to "1" before the CM17 bit is set to "1" (PLL clock as CPU clock source), the PLL clock divided-

by-2 or divided-by-3 becomes the clock source of the CPU clock and peripheral function clock.

4. Do not rewrite the PLC12 bit if the PLL clock is the CPU clock source.

Nothing is assigned. When write, set to "0".

When read, its content is indeterminate.

Figure 8.8 PLC1 Register

M32C83T bảng dữ liệu(PDF) 96 Page - Renesas Technology Corp

M32C83T bảng dữ liệu(HTML) 96 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL