| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
M32C83T bảng dữ liệu(PDF) 69 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T bảng dữ liệu(HTML) 69 Page - Renesas Technology Corp |
|
69 / 527 page ![]() Page 46 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 5. Reset ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M Pin States CNVSS = VCC CNVSS = VSS BYTE = VSS BYTE = VCC Pin Name P0 P1 P2, P3, P4 P50 P51 P52 P53 P54 P55 P56 P57 Input port (high-impedance) Input port (high-impedance) Input port (high-impedance) Input port (high-impedance) Input port (high-impedance) Input port (high-impedance) Input port (high-impedance) Input port (high-impedance) Input port (high-impedance) Input port (high-impedance) Input port (high-impedance) Input port (high-impedance) Data input (high-impedance) Data input (high-impedance) Address output (indeterminate) BCLK output RAS output WR output (output "H") RD output (output "H") RDY input (high-impedance) Input port (high-impedance) BHE output (indeterminate) HLDA output (output value depends on an input to HOLD pin) HOLD input (high-impedance) Input port (high-impedance) NOTES: 1. Ports P11 to P15 are provided in the 144-pin package. P6 to P15 (1) ____________ Table 5.1 Pin States while RESET Pin is Held "L" 5.2 Software Reset When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), pins, the CPU and SFR are reset. Then the microcomputer executes the program from an address determined by the reset vector. When software reset is performed, some registers in the SFR are not reset. Refer to 4. SFR for details. Set the PM03 bit to "1" while the main clock is selected as the CPU clock and the main clock oscillation is stable. 5.3 Watchdog Timer Reset The microcomputer resets pins, the CPU and the SFR when the watchdog timer underflows while the CM06 bit in the CM0 register is set to "1" (reset). Then the microcomputer executes the program from an address indicated by the reset vector. When watchdog timer reset is performed, some registers in the SFR are not reset. Refer to 4. SFR for details. Because the PM01 to PM00 bits in the PM0 register are not reset, the processor mode remains unchanged. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |