C511 datasheet(91/128 Pages) SIEMENS

91 / 128 page

Semiconductor Group

7-4

Interrupt System

7.2

Interrupt Control Bits

7.2.1 Interrupt Enables

Each interrupt vector can be individually enabled or disabled by setting or clearing the

corresponding bit in the SFR IE (Interrupt Enable). This register also contains the global disable bit

EA, which can be cleared/set to disable/enable all interrupts at once.

Special Function Registers IE (Address A8H)

Reset Value : 00H

Bit

Function

Disables all Interrupts.

If EA=0, no interrupt will be acknowledged.

If EA=1, each interrupt source is individually enabled or disabled by

setting or clearing its enable bit.

ESSC

SSC Interrupt Enable

If ESSC = 0 the interrupt of the synchronous serial channel is

disabled

ET2

Timer 2 Interrupt Enable.

If ET2 = 0, the timer 2 interrupt is disabled.

USART Serial Channel Interrupt Enable

(C513/C513A/C513A-H only)

If ES = 0, the serial channel interrupt is disabled.

ET1

Timer 1 Overflow Interrupt Enable.

If ET1 = 0, the timer 1 interrupt is disabled.

EX1

External Interrupt 1 Enable.

If EX1 = 0, the external interrupt 1 is disabled.

ET0

Timer 0 Overflow Interrupt Enable.

If ET0 = 0, the timer 0 interrupt is disabled.

EX0

External Interrupt 0 Enable.

If EX0 = 0, the external interrupt 0 is disabled.

ESSC

ET2

A8H

Bit No.

MSB

LSB

ET1

EX1

ET0

EX0

C511 bảng dữ liệu(PDF) 91 Page - Siemens Semiconductor Group

C511 bảng dữ liệu(HTML) 91 Page - Siemens Semiconductor Group

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL