C511 datasheet(85/128 Pages) SIEMENS

85 / 128 page

Semiconductor Group

6-52

On-Chip Peripheral Units

6.4.8.3

Status Register SCF

This bit addressable register contains the status bits.

Special Function Registers SCF (Address F8H)

Reset Value : XXXXXX00B

Bit

Function

–

Not implemented. Reserved for future use. During reads these bits

will be undefined.

WCOL

Write Collision Detect

If WCOL is set it indicates that an attempt was made to write to the

shift register STB while a data transfer was in progress and not fully

completed. This bit will be set at the trailing edge of the write signal

during the erronous write attempt.

This bit can be reset in two different ways :

1. writing a "0" to the bit (bit access, byte access or read-modify-

write access);

2. by reading the bit or the status register, followed by a write

access to STB.

If bit WCEN in the SCIEN register is set, an interrupt request will be

generated if WCOL is set.

Transfer Completed

If TC is set it indicates that the last transfer has been completed. It is

set with the last sample clock edge of a reception process.

This bit can be reset in two different ways:

1. writing a "0" to the bit (bit access, byte access or read-modify-

write access) after the receive buffer register SRB has been read;

2. by reading the bit or the status register, followed by a read

access to SRB.

If bit TCEN in the SCIEN register is set, an interrupt request will be

generated if TC is set.

–

–––

F8H

SCF

Bit No.

MSB

LSB

–

WCOL

C511 bảng dữ liệu(PDF) 85 Page - Siemens Semiconductor Group

C511 bảng dữ liệu(HTML) 85 Page - Siemens Semiconductor Group

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL